![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_7422681036.webp)
997
Serial Communications Instructions
Section 3-24
1 2 3 4 5 6 0...
1 2 3 4 5 6 0...
1 2 3 4 5 6 0...
1 2 3 4 5 6 0...
1 2 3 4 5 6 0...
1 2 3 4 5 6 0...
1
3
5
2
4
6
1
3
5
2
4
6
1
2
3
4
5
6
LF
CR
Bytes
Receive bytes: Specified
in the PC Setup
Receive bytes after ST:
Specified in the PC Setup
Receive bytes before
ED: 256 max.
Receive bytes between
ST and ED: 256 max.
Receive bytes before
CR+LF: 256 max.
Receive bytes between
ST and CR+LF: 256 max.
When receiving the most signifi-
cant bytes first is specified (0):
Most signifi-
cant bytes
Least signif-
icant bytes
When receiving the least signifi-
cant bytes first is specified (0):
Most signifi-
cant bytes
Least signif-
icant bytes
N bytes
stored in the
specified or-
der.
Max: 256 bytes
Received
CPU Unit's RS-232C port
Start and CR+LF End Code
CR+LF End Code
Start and End Code
Only End Code
Only Start Code
No Start or End Code
Summary of Contents for SYSMAC CS1D-CPU**
Page 3: ...iv...
Page 29: ...xxx...
Page 185: ...146 List of Instructions by Function Code Section 2 4...
Page 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Page 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Page 1391: ...1352 ASCII Code Table Appendix A...