Section 19 LPC Interface (LPC)
Rev. 1.00 Mar. 12, 2008 Page 722 of 1178
REJ09B0403-0100
R/W
Bit Bit
Name
Initial
Value Slave Host Description
4 BEVTI 0 R/(W)
*
BEVT_ATN
Clear
Interrupt
This status flag indicates that the BEVT_ATN bit in
BTCR is cleared by the host. When the IBFIE3 bit
and BEVTIE bit are set to 1, IBFI3 interrupt is
requested to the slave.
0: [Clearing condition]
When the slave reads BEVTI = 1 and writes 0 to
this bit.
1: [Setting condition]
When the slave detects the falling edge of
BEVT_ATN.
3 B2HI
0 R/(W)
*
Read End Interrupt
This status flag indicates that the host has finished
reading all data from the BTDTR buffer. When the
IBFIE3 bit and B2HIE bit are set to 1, the IBFI3
interrupt is requested to the slave.
0: [Clearing condition]
When the slave reads B2HI = 1 and writes 0 to
this bit.
1: [Setting conditions]
When the slave detects the falling edge of
B2H_ATN.
2 H2BI
0 R/(W)
*
Write End Interrupt
This status flag indicates that the host has finished
writing all data to the BTDTR buffer. When the
IBFIE3 bit and H2BIE bit are set to 1, the IBFI3
interrupt is requested to the slave.
0: [Clearing condition]
After the slave reads H2BI = 1, writes 0 to this bit.
1: [Setting condition]
When the slave detects the falling edge of
H2B_ATN.
Summary of Contents for H8S Family
Page 2: ...Rev 1 00 Mar 12 2008 Page ii of xIviii...
Page 8: ...Rev 1 00 Mar 12 2008 Page viii of xIviii...
Page 28: ...Rev 1 00 Mar 12 2008 Page xxviii of xIviii...
Page 48: ...Rev 1 00 Mar 12 2008 Page xlviii of xIviii...
Page 70: ...Section 1 Overview Rev 1 00 Mar 12 2008 Page 22 of 1178 REJ09B0403 0100...
Page 108: ...Section 2 CPU Rev 1 00 Mar 12 2008 Page 60 of 1178 REJ09B0403 0100...
Page 116: ...Section 3 MCU Operating Modes Rev 1 00 Mar 12 2008 Page 68 of 1178 REJ09B0403 0100...
Page 152: ...Section 5 Interrupt Controller Rev 1 00 Mar 12 2008 Page 104 of 1178 REJ09B0403 0100...
Page 206: ...Section 6 Bus Controller BSC Rev 1 00 Mar 12 2008 Page 158 of 1178 REJ09B0403 0100...
Page 420: ...Section 9 14 Bit PWM Timer PWMX Rev 1 00 Mar 12 2008 Page 372 of 1178 REJ09B0403 0100...
Page 476: ...Section 12 Watchdog Timer WDT Rev 1 00 Mar 12 2008 Page 428 of 1178 REJ09B0403 0100...
Page 552: ...Section 14 CRC Operation Circuit CRC Rev 1 00 Mar 12 2008 Page 504 of 1178 REJ09B0403 0100...
Page 712: ...Section 18 I2 C Bus Interface IIC Rev 1 00 Mar 12 2008 Page 664 of 1178 REJ09B0403 0100...
Page 804: ...Section 19 LPC Interface LPC Rev 1 00 Mar 12 2008 Page 756 of 1178 REJ09B0403 0100...
Page 838: ...Section 20 Ethernet Controller EtherC Rev 1 00 Mar 12 2008 Page 790 of 1178 REJ09B0403 0100...
Page 964: ...Section 24 RAM Rev 1 00 Mar 12 2008 Page 916 of 1178 REJ09B0403 0100...
Page 1066: ...Section 25 Flash Memory Rev 1 00 Mar 12 2008 Page 1018 of 1178 REJ09B0403 0100...
Page 1098: ...Section 26 Boundary Scan JTAG Rev 1 00 Mar 12 2008 Page 1050 of 1178 REJ09B0403 0100...
Page 1226: ...Rev 1 00 Mar 12 2008 Page 1178 of 1178 REJ09B0403 0100...
Page 1229: ......
Page 1230: ...H8S 2472 Group H8S 2462 Group Hardware Manual...