I2Sx_MDR field descriptions (continued)
Field
Description
NOTE: When using fractional divide values, the MCLK duty cycle will not always be 50/50. See
.
11–0
DIVIDE
MCLK Divide
Sets the MCLK divide ratio such that: MCLK output = MCLK input * ( (FRACT + 1) / ( 1) ).
FRACT must be set equal or less than the value in the DIVIDE field.
NOTE: When using fractional divide values, the MCLK duty cycle will not always be 50/50. See
.
48.4 Functional description
This section provides a complete functional description of the block.
48.4.1 SAI clocking
The SAI clocks include:
• The audio master clock
• The bit clock
• The bus clock
48.4.1.1 Audio master clock
The audio master clock is used to generate the bit clock when the receiver or transmitter
is configured for an internally generated bit clock. The transmitter and receiver can
independently select between the bus clock and up to three audio master clocks to
generate the bit clock.
Each SAI peripheral can control the input clock selection, pin direction and divide ratio
of one audio master clock. The input clock selection and pin direction cannot be altered if
an SAI module using that audio master clock has been enabled. The MCLK divide ratio
can be altered while an SAI is using that master clock, although the change in the divide
ratio takes several cycles. MCR[DUF] can be polled to determine when the divide ratio
change has completed.
Chapter 48 Integrated Interchip Sound (I2S) / Synchronous Audio Interface (SAI)
K22F Sub-Family Reference Manual , Rev. 3, 7/2014
Freescale Semiconductor, Inc.
1279
