125
────────────────────────────────────────────────────
12.3 Interface Outline
────────────────────────────────────────────────────
Event status register 0 (ESR0)
Bit 7
SE
Sampling End
Sampling ended after the end of the sampling count set by
the ":RTC:COUNT" command.
Bit 6
ST
Start Time
Start time is reached.
Bit 5
PE
Printer Error
A printer paper end, head up, or temperature out-of-range
status was issued.
Bit 4
FE
Floppy Error
A floppy disk write error, read error, or disk full status
occurred.
Bit 3
ST
Stop Time
Timer and real time processing finished.
Bit 2
IE
Interval End
Interval finished.
Bit 1
CE
Clamp Error
The clamp was disconnected or connected, or an operation
failure occurred.
Bit 0
Unused
(4) Event status registers 0 (ESR0)
This register is used principally to monitor start and stop processing events.
The following commands are used for reading the event status register 0, and
for setting the event status enable register 0 and for reading it.
Reading event status register 0 *ESR0?
Setting event status enable register 0 *ESE0
Reading event status enable register 0 *ESE0?
Summary of Contents for Power HiTester 3193
Page 2: ......
Page 50: ...32 3 9 Operations During Power Failure ...
Page 76: ...58 4 13 Degaussing ...
Page 80: ...62 5 2 Setting the Frequency Range fa ...
Page 108: ...90 9 3 Internal Circuit for the External Control and Timing ...
Page 112: ...94 10 3 Output Rate ...
Page 250: ...232 13 9 Error and Overflow Displays ...
Page 278: ...260 17 5 Internal Block Diagram ...
Page 284: ...266 19 2 Installation Procedures For JIS standard For EIA standard External Dimensions ...
Page 300: ...282 20 4 Internal Block Diagram of the 3193 ...
Page 306: ...INDEX 4 Index ...
Page 307: ......
Page 308: ......
Page 309: ......
Page 310: ......