139
────────────────────────────────────────────────────
*SRE
────────────────────────────────────────────────────
Syntax
*SRE
<NR1>
<NR1> = 0 to 255
Example
Transmission
*SRE 34
Bits 1 and 5 of SRER are set to 1.
Syntax
*SRE?
Response
syntax
(Header ON) (Header OFF)
*SRE
<0-255>
<0-255>
Example
Transmission
Response
(Header ON) (Header OFF)
*SRE?
*SRE 34
34
Syntax
*
STB?
Response
syntax
(Header ON/OFF)
*STB
<NR1>
<NR1> = 0 to 255
Example
Transmission
Response
(Header ON) (Header OFF)
*STB?
*STB 32
32
Indicates any event occurs in the
standard event status register
Function
・
Sets the SRER to a pattern is used to
mask the status byte register.
・
SRER has the bit configuration shown
below, and an NR1 value is set with this
encoded as a value from 0 to 255.
128
64
32
16
8
4
2
1
bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
ESB MAV ESB3 ESB2 ESB1 ESB0
Notes
・
When the power is turned on, and when
a reset has taken place upon key input,
the data is reinitialized to 0.
・
The setting of bit 6 is ignored.
Error
Execution error / If the setting data is out
of the range.
Function
・
Returns the value of the service request
enable register (SRER) set by the *SRE
command as a numerical data value in
NR1 format taken from the set: 0 to 63,
128 to 191.
・
The value of bit 6 is always 0.
Note
With this query, if any error occurs, no
response message is produced.
Errors
Query error / If the response message is
longer than 2000 bytes
Function
・
Returns the set contents of the status byte
register (STB) as a numerical data value
in NR1 format (0 to 255).
128
64
32
16
8
4
2
1
bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0
Unused
MSS ESB MAV
Unused
ESB2 ESB1 ESB0
Notes
・
Bit 6 is the MSS bit.
・
Even if service requests are cleared by
serial polling, the MSS bit is not cleared.
Error
Query error / If the response message is
longer than 2000 bytes
*SRE
Sets the service request enable register (SRER).
*SRE?
Queries the service request enable register (SRER).
*
STB?
Queries
the status byte register.
Summary of Contents for Power HiTester 3193
Page 2: ......
Page 50: ...32 3 9 Operations During Power Failure ...
Page 76: ...58 4 13 Degaussing ...
Page 80: ...62 5 2 Setting the Frequency Range fa ...
Page 108: ...90 9 3 Internal Circuit for the External Control and Timing ...
Page 112: ...94 10 3 Output Rate ...
Page 250: ...232 13 9 Error and Overflow Displays ...
Page 278: ...260 17 5 Internal Block Diagram ...
Page 284: ...266 19 2 Installation Procedures For JIS standard For EIA standard External Dimensions ...
Page 300: ...282 20 4 Internal Block Diagram of the 3193 ...
Page 306: ...INDEX 4 Index ...
Page 307: ......
Page 308: ......
Page 309: ......
Page 310: ......