Chapter 22 Electrical Characteristics
22-6
22.5.4 External Bus Interface AC Characteristics
(Tc
= 0 ~ 70
°
C, V
CCIO
= 3.3 V
±
0.3 V, V
CCInt
= 1.5 V
±
0.1 V, V
SS
= 0 V)
Parameter Symbol
Rating
Min.
Max.
Unit
SYSCLK Cycle Time
t
CYC_SYSCLK
12.5
⎯
ns
SYSCLK HighTime
t
HIGH_SYSCLK
4
⎯
ns
SYSCLK LowTime
t
LOW_SYSCLK
4
⎯
ns
ADDR[19:5] Output delay
t
VAL_ADDR2
1.5
9.5
ns
CE[5:0]
*
Output delay
t
VAL_CE
1.5
9.0
ns
OE
*
Output delay
t
VAL_OE
1.5
9.0
ns
SWE
*
Output delay
t
VAL_SWE
1.5
9.0
ns
BWE[3:0]
*
Output delay
t
VAL_BWE
1.5
9.0
ns
UAE Output delay
t
VAL_UAE
1.5
9.0
ns
BUSSPRT
*
Output delay
t
VAL_DQM
1.5
9.0
ns
DATA[31:0] Output delay (H
->
L, L
->
H)
t
VAL_BUS
1.5
9.0
ns
DATA[31:0] Output delay (High-Z
->
Valid) t
VAL_DATA2ZV
1.5
9.0
ns
DATA[31:0] Output delay (Valid
->
High-Z) t
VAL_DATA2VZ
1.5
9.0
ns
DATA[31:0] Input set-up time
t
SU_DATA2
6.0
⎯
ns
DATA[31:0] Input set-up time
t
HO_DATA2
1.0
⎯
ns
ACK
*
Output delay (H
->
L, L
->
H)
t
VAL_ACK
1.5
9.0
ns
ACK
*
Output delay (High-Z
->
Valid) t
VAL_ACKZV
1.5
9.0
ns
ACK
*
Output delay (Valid
->
High-Z) t
VAL_ACKVZ
1.5
9.0
ns
ACK
*
Input set-up time
t
SU_ACK
6.0
⎯
ns
ACK
* I
nput hold time
t
HO_ACK
0.5
⎯
ns
Figure 22.5.5 Timing Diagrams: External Bus Interface
SYSCLK
OUTPUT
INPUT
t
SU_
*
t
HO_
*
t
HIGH_SYSCLK
t
LOW_SYSCLK
outputs valid
inputs valid
t
VAL_
*
t
CYC_SYSCLK
Содержание TMPR4925
Страница 1: ...64 Bit TX System RISC TX49 Family TMPR4925 Rev 3 0 ...
Страница 4: ......
Страница 15: ...Handling Precautions ...
Страница 16: ......
Страница 18: ...1 Using Toshiba Semiconductors Safely 1 2 ...
Страница 40: ...3 General Safety Precautions and Usage Considerations 3 18 ...
Страница 42: ...4 Precautions and Usage Considerations 4 2 ...
Страница 43: ...TMPR4925 ...
Страница 44: ......
Страница 54: ...Chapter 1 Features 1 8 ...
Страница 58: ...Chapter 2 Block Diagram 2 4 ...
Страница 88: ...Chapter 4 Address Mapping 4 12 ...
Страница 226: ...Chapter 8 DMA Controller 8 58 ...
Страница 260: ...Chapter 9 SDRAM Controller 9 34 ...
Страница 480: ...Chapter 15 Interrupt Controller 15 32 ...
Страница 554: ...Chapter 19 Real Time Clock RTC 19 8 ...
Страница 555: ...Chapter 20 Removed 20 1 20 Removed ...
Страница 556: ...Chapter 20 Removed 20 2 ...
Страница 564: ...Chapter 21 Extended EJTAG Interface 21 8 ...
Страница 580: ...Chapter 22 Electrical Characteristics 22 16 ...
Страница 586: ...Chapter 23 Pin Layout Package 23 6 23 2 Package Package Type Package Code 256 pin PBGA PBGA 4L P BGA256 2727 1 27A4 ...
Страница 588: ...Chapter 24 Usage Notes 24 2 ...
Страница 590: ...Appendix A TX49 H2 Core Supplement A 2 ...