![background image](http://html1.mh-extra.com/html/omron/sysmac-cs-series/sysmac-cs-series_reference-manual_742030312.webp)
272
Timer and Counter Instructions
Section 3-6
The PV (content of D2) is compared to the eight SVs in S through S+7 each
time that MTIM(543)/MTIMX(554) is executed, and if any of the SVs is less
than or equal to the PV, the corresponding Completion Flag (D1 bits 00
through 07) is turned ON.
When the PV reaches 9999, the PV will be reset to 0000 and all of the Com-
pletion Flags will be turned OFF. If the reset bit is turned ON while the timer is
operating or paused, the PV will be reset to 0000 and all of the Completion
Flags will be turned OFF.
The following table shows the operation of MTIM(543)/MTIMX(554) for the
four possible combinations of the reset and pause bits.
The reset and pause bits are effective only when the execution condition for
MTIM(543)/MTIMX(554) is ON.
Flags
Precautions
Unlike most timers, MTIM(543)/MTIMX(554) does not use a timer number.
(Timer area PV refreshing is not performed for MTIM(543)/MTIMX(554).)
When the PV reaches 9999, the PV will be reset to 0000 and all of the Com-
pletion Flags will be turned OFF.
Reset bit
(Bit 08)
Pause bit
(Bit 09)
Operation
OFF
OFF
The PV will be updated and the corresponding Completion
Flag will be turned ON when SV
≤
PV.
ON
The PV will not be updated and MTIM(543)/MTIMX(554)
will be treated as NOP(000).
ON
OFF
The PV will be reset to 0000 and the Completion Flags will
be turned OFF. The PV will not be updated.
ON
SV 7
SV 2
SV 1
SV 0
0
0
to
to
Timer input
Timer PV (D2)
Bit 7
Timer PV
Timer SVs
Bit 2
Bit 1
Bit 0
Completion
flags (D1)
Name
Label
Operation
Error Flag
ER
ON if the PV contained in D2 is not BCD.
OFF in all other cases.
Summary of Contents for SYSMAC CS Series
Page 2: ......
Page 4: ...iv ...
Page 30: ...xxx ...
Page 186: ...146 List of Instructions by Function Code Section 2 4 ...
Page 1320: ...1280 Model Conversion Instructions Unit Ver 3 0 or Later Section 3 35 ...
Page 1390: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2 ...
Page 1391: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits ...
Page 1392: ...1352 ASCII Code Table Appendix A ...
Page 1404: ...1364 Revision History ...