![background image](http://html1.mh-extra.com/html/omron/sysmac-cs-series/sysmac-cs-series_reference-manual_742030897.webp)
857
Interrupt Control Instructions
Section 3-20
When a CS1D CPU Unit for Single-CPU System or a CS1-H, CJ1-H, or CJ1M
CPU Unit is being used, the power OFF interrupt task is disabled, and A530 is
set to A5A5 hex, the CPU Unit will be reset after execution of EI(694) in the
event that a power interruption is detected during execution of the instructions
between DI(693) and EI(694).
Examples
When CIO 000000 is ON in the following example, DI(693) disables all inter-
rupt tasks other than the power OFF interrupt task.
DI
END
DI
END
DI instruction is valid.
Interrupt tasks are executed under
registered conditions.
DI instruction is valid.
Task No. 0
Task No. 1
DI
END
EI
END
The mask on power
OFF interrupt
processing is enabled.
Task No. 0
Task No. 1
000000
Disables execution of all interrupt tasks
(except the power OFF interrupt).
With CS1D CPU Units for Single-CPU
Systems or CS1-H, CJ1-H, or CJ1M
CPU Units:
Power OFF interrupt processing can be
disabled at the same time if the power
OFF interrupt task is disabled.
Summary of Contents for SYSMAC CS Series
Page 2: ......
Page 4: ...iv ...
Page 30: ...xxx ...
Page 186: ...146 List of Instructions by Function Code Section 2 4 ...
Page 1320: ...1280 Model Conversion Instructions Unit Ver 3 0 or Later Section 3 35 ...
Page 1390: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2 ...
Page 1391: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits ...
Page 1392: ...1352 ASCII Code Table Appendix A ...
Page 1404: ...1364 Revision History ...