
842
Interrupt Control Instructions
Section 3-20
■
Resetting and Starting Scheduled Interrupts (CJ1M CPU Units Only)
Operand Specifications
Operand
Contents
N
Specify the scheduled interrupt number.
14: Scheduled interrupt 0 (interrupt task 2)
15: Scheduled interrupt 1 (interrupt task 3)
Note Only scheduled interrupt 0 can be used with the CJ1M-CPU11/21.
C
Scheduled interrupt
time units (Set in the
PLC Setup.)
Scheduled interrupt set time
Any time unit setting
0 decimal (0000 hex):
Disable interrupt. (Stop internal timer.)
10 ms
1 to 9,999 decimal (0001 to 270F hex):
Enable interrupt. (Reset internal timer value, and
then start the timer with an interrupt interval
between 10 and 99,990 ms.)
1 ms
1 to 9,999 decimal (0001 to 270F hex):
Enable interrupt. (Reset internal timer value, and
then start timer with an interrupt interval
between 1 and 9,999 ms.)
0.1 ms
5 to 9,999 decimal (0005 to 270F hex):
Enable interrupt. (Reset internal timer value, and
then start timer with interrupt interval between
0.5 and 999.9 ms.)
Note Settings 0001 to 0004 cannot be used. An error
will occur if one of these settings is used.
Area
N
S
CIO Area
---
CIO 0000 to CIO 6143
Work Area
---
W000 to W511
Holding Bit Area
---
H000 to H511
Auxiliary Bit Area
---
A000 to A959
Timer Area
---
T0000 to T4095
Counter Area
---
C0000 to C4095
DM Area
---
D00000 to D32767
EM Area without bank
---
E00000 to E32767
EM Area with bank
---
En_00000 to En_32767
(n = 0 to C)
Indirect DM/EM
addresses in binary
---
@ D00000 to @ 32767
@ E00000 to @ 32767
@ En_00000 to
@ En_32767
(n = 0 to C)
Indirect DM/EM
addresses in BCD
---
*D00000 to *D32767
*E00000 to *E32767
*En_00000 to *En_32767
(n = 0 to C)
Constants
Specified values only
Data Registers
---
DR0 to DR15
Summary of Contents for SYSMAC CS Series
Page 2: ......
Page 4: ...iv ...
Page 30: ...xxx ...
Page 186: ...146 List of Instructions by Function Code Section 2 4 ...
Page 1320: ...1280 Model Conversion Instructions Unit Ver 3 0 or Later Section 3 35 ...
Page 1390: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2 ...
Page 1391: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits ...
Page 1392: ...1352 ASCII Code Table Appendix A ...
Page 1404: ...1364 Revision History ...