![background image](http://html1.mh-extra.com/html/omron/sysmac-cs-series/sysmac-cs-series_reference-manual_742030703.webp)
663
Double-precision Floating-point Instructions (CS1-H, CJ1-H, CJ1M, or CS1D Only)
Section 3-16
Flags
Precautions
The result will not be exact if a number with an absolute value greater than
16,777,215 (the maximum value that can be expressed in 24-bits) is con-
verted.
3-16-5 DOUBLE FLOATING-POINT ADD: +D(845)
Purpose
Adds two double-precision (64-bit) floating-point numbers and places the
result in the specified destination words.
This instruction is supported by CS1-H, CJ1-H, CJ1M, and CS1D CPU Units
only.
Ladder Symbol
Variations
Applicable Program Areas
Operand Specifications
Name
Label
Operation
Error Flag
ER
OFF
Equals Flag
=
ON if both the exponent and mantissa of the result are 0.
OFF in all other cases.
Negative Flag
N
ON if the result is negative.
OFF in all other cases.
+D(845)
D
Au
Ad
Au: First augend word
Ad: First addend word
D: First destination word
Variations
Executed Each Cycle for ON Condition
+D(845)
Executed Once for Upward Differentiation
@+D(845)
Executed Once for Downward Differentiation Not supported.
Immediate Refreshing Specification
Not supported.
Block program areas
Step program areas
Subroutines
Interrupt tasks
OK
OK
OK
OK
Area
Au
Ad
D
CIO Area
CIO 0000 to CIO 6140
Work Area
W000 to W508
Holding Bit Area
H000 to H508
Auxiliary Bit Area
A000 to A956
A448 to A956
Timer Area
T0000 to T4092
Counter Area
C0000 to C4092
DM Area
D00000 to D32764
EM Area without bank
E00000 to E32764
EM Area with bank
En_00000 to En_32764
(n = 0 to C)
Indirect DM/EM
addresses in binary
@ D00000 to @ D32767
@ E00000 to @ E32767
@ En_00000 to @ En_32767
(n = 0 to C)
Summary of Contents for SYSMAC CS Series
Page 2: ......
Page 4: ...iv ...
Page 30: ...xxx ...
Page 186: ...146 List of Instructions by Function Code Section 2 4 ...
Page 1320: ...1280 Model Conversion Instructions Unit Ver 3 0 or Later Section 3 35 ...
Page 1390: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2 ...
Page 1391: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits ...
Page 1392: ...1352 ASCII Code Table Appendix A ...
Page 1404: ...1364 Revision History ...