![background image](http://html1.mh-extra.com/html/omron/sysmac-cs-series/sysmac-cs-series_reference-manual_742030759.webp)
719
Table Data Processing Instructions
Section 3-17
Description
SETR(635) stores the PLC memory address of the first word of the specified
record in the specified Index Register. The following diagram shows the basic
operation of SETR(635).
Flags
Precautions
The record table must be defined in advance with DIM(631).
Valid record numbers range from 0 to NR–1, where NR is the number of
records specified when the table was defined with DIM(631).
Examples
When CIO 000000 is ON in the following example, SETR(635) finds the PLC
memory address of the first word of record 3 of table number 10 and stores
this address in Index Register IR11.
Index Registers
---
IR0 to IR15
Indirect addressing
using Index Registers
---
,IR0 to ,IR15
–2048 to +2047 ,IR0 to –2048
to +2047 ,IR15
DR0 to DR15, IR0 to IR15
,IR0+(++) to ,IR15+(++)
,– (– –)IR0 to, – (– –)IR15
---
Area
N
R
D
R
IR
@
SETR(635) writes the PC memory address (m)
of the first word of record R to Index Register D.
PC memory
address
Table number (N)
Record
number (R)
Name
Label
Operation
Error Flag
ER
ON if the specified table number (N) has not been defined
with DIM(631).
ON if the specified record number (R) exceeds the high-
est record number in the table (NR–1).
OFF in all other cases.
R
to
Table number 10
Record number: 0
Record number 3
PC memory
address
Summary of Contents for SYSMAC CS Series
Page 2: ......
Page 4: ...iv ...
Page 30: ...xxx ...
Page 186: ...146 List of Instructions by Function Code Section 2 4 ...
Page 1320: ...1280 Model Conversion Instructions Unit Ver 3 0 or Later Section 3 35 ...
Page 1390: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2 ...
Page 1391: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits ...
Page 1392: ...1352 ASCII Code Table Appendix A ...
Page 1404: ...1364 Revision History ...