![background image](http://html1.mh-extra.com/html/omron/sysmac-cs-series/sysmac-cs-series_reference-manual_742030704.webp)
664
Double-precision Floating-point Instructions (CS1-H, CJ1-H, CJ1M, or CS1D Only)
Section 3-16
Description
+D(845) adds the double-precision (64-bit) floating-point number in words Ad
to Ad+3 the double-precision (64-bit) floating-point number in words Au to
Au+3 and places the result in words D to D+3. (The floating point data must
be in IEEE754 format.)
If the absolute value of the result is greater than the maximum value that can
be expressed as floating-point data, the Overflow Flag will turn ON and the
result will be output as
±∞
.
If the absolute value of the result is less than the minimum value that can be
expressed as floating-point data, the Underflow Flag will turn ON and the
result will be output as 0.
The various combinations of augend and addend data will produce the results
shown in the following table.
Note
1.
The results could be zero (including underflows), a numeral, +
∞
, or –
∞
.
2.
The Error Flag will be turned ON and the instruction will not be executed.
Indirect DM/EM
addresses in BCD
*D00000 to *D32767
*E00000 to *E32767
*En_00000 to *En_32767
(n = 0 to C)
Constants
---
Data Registers
---
Index Registers
---
Indirect addressing
using Index Registers
,IR0 to ,IR15
–2048 to +2047 ,IR0 to –2048 to +2047 ,IR15
DR0 to DR15, IR0 to IR15
,IR0+(++) to ,IR15+(++)
,–(– –)IR0 to, –(– –)IR15
Area
Au
Ad
D
Augend
Addend
0
Numeral
+
∞
–
∞
NaN
0
0
Numeral
+
∞
–
∞
Numeral
Numeral
See note 1.
+
∞
–
∞
+
∞
+
∞
+
∞
+
∞
See note 2.
–
∞
–
∞
–
∞
See note 2.
–
∞
NaN
See note 2.
S1+3CH
S2+3CH
+
S1CH
S2CH
D+3CH
DCH
S1+1CH
S2+1CH
D+1CH
S1+2CH
S2+2CH
D+2CH
Result (floating-point data, 64-bits)
Addend (floating-point data, 64-bits)
Augend (floating-point data, 64-bits)
Summary of Contents for SYSMAC CS Series
Page 2: ......
Page 4: ...iv ...
Page 30: ...xxx ...
Page 186: ...146 List of Instructions by Function Code Section 2 4 ...
Page 1320: ...1280 Model Conversion Instructions Unit Ver 3 0 or Later Section 3 35 ...
Page 1390: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2 ...
Page 1391: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits ...
Page 1392: ...1352 ASCII Code Table Appendix A ...
Page 1404: ...1364 Revision History ...