7
PROCESSING TIME
7.2 Link Refresh Time
7
- 2
1
O
V
ER
VI
E
W
2
SYST
EM
CO
NF
IG
URA
T
IO
N
3
SPECI
F
IC
A
T
IO
N
S
4
F
UNCT
IONS
5
PREP
ARA
T
IO
N AND
SET
UP
6
P
A
RAM
E
T
E
R
SET
TI
NG
7
PRO
C
ESSI
NG
T
IM
E
8
PRO
G
R
AM
M
ING
7.2
Link Refresh Time
The following are calculation formulas for the link refresh time (increase in END
processing time of the CPU module).
(1) For other than safety CPUs
T: Link refresh time on sending side
R: Link refresh time on receiving side
LB: Total number of actual link refresh points in LB
*1
LW: Total number of actual link refresh points in LW
*1
LX: Total number of actual link refresh points in LX
*1
LY: Total number of actual link refresh points in LY
*1
SB: SB points
SW: SW points
E: Transfer time of file register (R, ZR), extended data register (D), or extended link register (W) on
memory card
*2
L: Data link transfer time (for other than Universal model QCPUs)
*2 *3
KM1, KM2, KM3, KM4, KM5: Constant
Table 7.2 Constants used when CC-Link IE controller network modules are mounted on a main base unit
(KM1, KM2, KM3, KM4, KM5)
CPU type
KM1
KM2
(× 10
-3
)
KM3
(× 10
-3
)
KM4
KM5
(× 10
-6
)
for 2
modules
for 3
modules
for 4
modules
Basic model QCPU
Q00JCPU
1.30
0.67
—
Q00CPU
1.10
0.66
Q01CPU
0.90
0.61
High Performance model
QCPU
Q02CPU
0.30
0.48
0.47
0.60
0.89
1.18
0.14
Other than the above
0.13
0.41
0.53
0.25
0.38
0.51
0.13
Process CPU
Redundant CPU
Universal model QCPU
Q02UCPU
0.16
0.41
0.39
—
Q03UD/Q03UDECPU
0.09
0.41
0.39
Other than the above
0.09
0.41
0.33
16
16
16
KM1 KM2
KM3
KM4 KM5
LB LX LY SB
LW SW
LW
LW
LB
LB LX LY
[ms]
[ms]
[ms]
Содержание QJ71GP21-SX
Страница 1: ......
Страница 2: ......
Страница 644: ...App 94 Appendix 6 External Dimensions Appendix 6 2 QJ71GP21S SX APPENDICES Memo ...
Страница 649: ......
Страница 650: ......