7
PROCESSING TIME
7.5 Cyclic Data Retention Time for System Switching in Redundant System
7
- 22
1
O
V
ER
VI
E
W
2
SYST
EM
CO
NF
IG
URA
T
IO
N
3
SPECI
F
IC
A
T
IO
N
S
4
F
UNCT
IONS
5
PREP
ARA
T
IO
N AND
SET
UP
6
P
A
RAM
E
T
E
R
SET
TI
NG
7
PRO
C
ESSI
NG
T
IM
E
8
PRO
G
R
AM
M
ING
(b) When the redundant system is a normal station
* 1 For details, refer to the following manual.
QnPRHCPU User's Manual (Redundant System)
Th = Tsw + SS [ms]
Th: Cyclic data retention time
Tsw: System switching time of Redundant CPU
*1
SS: Sequence scan time of Redundant CPU
*1
Figure 7.5 Cyclic data retention time
Control system
Control system
Standby system
Standby system
System switching time
Cyclic transmission delay time
Cyclic transmission delay time
1
0)
1)
2
3
4
5
1)
2)
3)
4)
0)
1)
2)
3)
4)
System A
CPU scan time
Data sent from
station No.1 to
another station
System A
System B
System B
CPU scan time
Data sent from
station No.2 to
another station
Data received
at another
station from
station No.1 or 2
Station No.1
Normal station
Communication error station
Power
down
Cyclic data retention time
Содержание QJ71GP21-SX
Страница 1: ......
Страница 2: ......
Страница 644: ...App 94 Appendix 6 External Dimensions Appendix 6 2 QJ71GP21S SX APPENDICES Memo ...
Страница 649: ......
Страница 650: ......