699
A25 to A16
(High)
t
AD
t
AD
t
AD
t
CASD2
t
CSD3
t
RWD
t
DQMD
t
BSD
t
RDH2
t
RDS2
t
RDH2
t
RDS2
t
BSD
t
RASD2
t
CASD2
t
DQMD
t
RWD
t
CSD3
t
AD
t
AD
t
AD
Tnop
Tc1
Tc2
Tc3/Td1 Tc4/Td2
Td3
Td4
CKIO
A12 or A10
A15 to A0
CSn
RD/
WR
RAS
CAS
DQMxx
D31 to D0
BS
CKE
Row address
DACKn
t
DAKD1
t
DAKD1
Column address
Read command
Figure 23.31 Synchronous DRAM Burst Read Bus Cycle
(RAS Down, Same Row Address, CAS Latency = 2)
Содержание SH7709S
Страница 2: ...Hitachi SuperH RISC engine SH7709S Hardware Manual ADE 602 250 Rev 1 0 09 21 01 Hitachi Ltd ...
Страница 75: ...56 ...
Страница 107: ...88 ...
Страница 125: ...106 ...
Страница 139: ...120 ...
Страница 203: ...184 ...
Страница 245: ...226 ...
Страница 292: ...273 T1 CKIO A25 to A0 CSn RD WR RD D31 to D0 WEn D31 to D0 BS T2 Read Write Figure 10 6 Basic Timing of Basic Interface ...
Страница 323: ...304 Tp TRr TRrw TRrw CKIO CKE CSn RAS3U RAS3L CASU CASL RD WR Figure 10 28 Synchronous DRAM Auto Refresh Timing ...
Страница 411: ...392 ...
Страница 609: ...590 ...
Страница 635: ...616 ...
Страница 663: ...644 ...
Страница 679: ...660 ...