ii
3.4
MMU Functions ................................................................................................................. 73
3.4.1
MMU Hardware Management .............................................................................. 73
3.4.2
MMU Software Management................................................................................ 73
3.4.3
MMU Instruction (LDTLB).................................................................................. 74
3.4.4
Avoiding Synonym Problems ............................................................................... 76
3.5
MMU Exceptions ............................................................................................................... 78
3.5.1
TLB Miss Exception ............................................................................................. 78
3.5.2
TLB Protection Violation Exception .................................................................... 79
3.5.3
TLB Invalid Exception.......................................................................................... 80
3.5.4
Initial Page Write Exception ................................................................................. 81
3.5.5
Processing Flow in Event of MMU Exception
(Same Processing Flow for Address Error) .......................................................... 83
3.6
Configuration of Memory-Mapped TLB............................................................................ 84
3.6.1
Data Array ............................................................................................................. 85
3.6.2
Usage Examples .................................................................................................... 87
3.7
Usage Note ......................................................................................................................... 87
Section 4
Exception Handling
........................................................................................ 89
4.1
Overview ............................................................................................................................ 89
4.1.1
Features ................................................................................................................. 89
4.1.2
Register Configuration .......................................................................................... 89
4.2
Exception Handling Function............................................................................................. 89
4.2.1
Exception Handling Flow...................................................................................... 89
4.2.2
Exception Vector Addresses ................................................................................. 90
4.2.3
Acceptance of Exceptions ..................................................................................... 92
4.2.4
Exception Codes.................................................................................................... 94
4.2.5
Exception Request Masks ..................................................................................... 95
4.2.6
Returning from Exception Handling ..................................................................... 95
4.3
Register Descriptions.......................................................................................................... 96
4.4
Exception Handling Operation ........................................................................................... 97
4.4.1
Reset...................................................................................................................... 97
4.4.2
Interrupts ............................................................................................................... 97
4.4.3
General Exceptions ............................................................................................... 98
4.5
Individual Exception Operations........................................................................................ 98
4.5.1
Resets .................................................................................................................... 98
4.5.2
General Exceptions ............................................................................................... 99
4.5.3
Interrupts ............................................................................................................... 102
4.6
Cautions.............................................................................................................................. 104
Section 5
Cache
................................................................................................................... 107
5.1
Overview ............................................................................................................................ 107
5.1.1
Features ................................................................................................................. 107
5.1.2
Cache Structure ..................................................................................................... 107
Содержание SH7709S
Страница 2: ...Hitachi SuperH RISC engine SH7709S Hardware Manual ADE 602 250 Rev 1 0 09 21 01 Hitachi Ltd ...
Страница 75: ...56 ...
Страница 107: ...88 ...
Страница 125: ...106 ...
Страница 139: ...120 ...
Страница 203: ...184 ...
Страница 245: ...226 ...
Страница 292: ...273 T1 CKIO A25 to A0 CSn RD WR RD D31 to D0 WEn D31 to D0 BS T2 Read Write Figure 10 6 Basic Timing of Basic Interface ...
Страница 323: ...304 Tp TRr TRrw TRrw CKIO CKE CSn RAS3U RAS3L CASU CASL RD WR Figure 10 28 Synchronous DRAM Auto Refresh Timing ...
Страница 411: ...392 ...
Страница 609: ...590 ...
Страница 635: ...616 ...
Страница 663: ...644 ...
Страница 679: ...660 ...