263
10.2.14
MCS1 Control Register (MCSCR1)
The MCS1 control register (MCSCR1) specifies the
MCS[1]
pin output conditions.
The bit configuration and functions are the same as those of MCSCR0.
10.2.15
MCS2 Control Register (MCSCR2)
The MCS2 control register (MCSCR2) specifies the
MCS[2]
pin output conditions.
The bit configuration and functions are the same as those of MCSCR0.
10.2.16
MCS3 Control Register (MCSCR3)
The MCS3 control register (MCSCR3) specifies the
MCS[3]
pin output conditions.
The bit configuration and functions are the same as those of MCSCR0.
10.2.17
MCS4 Control Register (MCSCR4)
The MCS4 control register (MCSCR4) specifies the
MCS[4]
pin output conditions.
The bit configuration and functions are the same as those of MCSCR0.
10.2.18
MCS5 Control Register (MCSCR5)
The MCS5 control register (MCSCR5) specifies the
MCS[5]
pin output conditions.
The bit configuration and functions are the same as those of MCSCR0.
10.2.19
MCS6 Control Register (MCSCR6)
The MCS6 control register (MCSCR6) specifies the
MCS[6]
pin output conditions.
The bit configuration and functions are the same as those of MCSCR0.
10.2.20
MCS7 Control Register (MCSCR7)
The MCS7 control register (MCSCR7) specifies the
MCS[7]
pin output conditions.
The bit configuration and functions are the same as those of MCSCR0.
Содержание SH7709S
Страница 2: ...Hitachi SuperH RISC engine SH7709S Hardware Manual ADE 602 250 Rev 1 0 09 21 01 Hitachi Ltd ...
Страница 75: ...56 ...
Страница 107: ...88 ...
Страница 125: ...106 ...
Страница 139: ...120 ...
Страница 203: ...184 ...
Страница 245: ...226 ...
Страница 292: ...273 T1 CKIO A25 to A0 CSn RD WR RD D31 to D0 WEn D31 to D0 BS T2 Read Write Figure 10 6 Basic Timing of Basic Interface ...
Страница 323: ...304 Tp TRr TRrw TRrw CKIO CKE CSn RAS3U RAS3L CASU CASL RD WR Figure 10 28 Synchronous DRAM Auto Refresh Timing ...
Страница 411: ...392 ...
Страница 609: ...590 ...
Страница 635: ...616 ...
Страница 663: ...644 ...
Страница 679: ...660 ...