697
CKIO
A12 or A10
RD/
WR
CSn
RAS
CAS
BS
DQMxx
CKE
(High)
A25 to A16
A15 to A0
Tr
Trw
Tc1
Tc2
Tc3
Td4
(Trwl)
(Tpc)
D31 to D0
Row address
Row
address
Write A
command
Write command
Row
address
Column address (1-4)
tAD
tAD
tAD
tAD
tAD
tAD
tAD
tAD
tAD
tCSD3
tCSD3
tRWD
tRWD
tRWD
tRASD2
tDQMD
tBSD
tBSD
tWDD2
tWDD2
tWDH2
tDQMD
tRASD2
tCASD2
tCASD2
,,
,
,,,
tDAKD1
tDAKD1
DACKn
Figure 23.29 Synchronous DRAM Write Bus Cycle (Burst Mode (Single Write
×
4),
RCD
=
1, TPC
=
0, TRWL = 0)
Содержание SH7709S
Страница 2: ...Hitachi SuperH RISC engine SH7709S Hardware Manual ADE 602 250 Rev 1 0 09 21 01 Hitachi Ltd ...
Страница 75: ...56 ...
Страница 107: ...88 ...
Страница 125: ...106 ...
Страница 139: ...120 ...
Страница 203: ...184 ...
Страница 245: ...226 ...
Страница 292: ...273 T1 CKIO A25 to A0 CSn RD WR RD D31 to D0 WEn D31 to D0 BS T2 Read Write Figure 10 6 Basic Timing of Basic Interface ...
Страница 323: ...304 Tp TRr TRrw TRrw CKIO CKE CSn RAS3U RAS3L CASU CASL RD WR Figure 10 28 Synchronous DRAM Auto Refresh Timing ...
Страница 411: ...392 ...
Страница 609: ...590 ...
Страница 635: ...616 ...
Страница 663: ...644 ...
Страница 679: ...660 ...