86
VPN
31
23
11110010
*
*
16
(1) TLB Address Array Access
Read access
W
0
*
VPN
*
31
23
24
24
17
17
17
11110010
*
*
*
*
16
Write access
Read/write access
W
6
0
*
*
0
VPN
31
23
24
11110011
000
*
*
16
17
Address field
W
0
*
*
31
29 28
Data field
10
PPN
8
9
7 6 5 4
3 2
1
0
X
V
X
X
VPN
31
16
Data field
(2) TLB Data Array Access
12
10
11
8
9
7
12
10
11
8
9
7
12
10
11
8
9
7
12
10
11
8
9
7
6
*
0
0
ASID
0 V
VPN
0
0
17
VPN
16
12
10
11
VPN
31
ASID
8
9
7
0
*
V
D
C
SH
PR SZ
VPN:
V:
W:
Virtual page number
Valid bit
Way (00: Way 0, 01: Way 1, 10: Way 2, 11: Way 3)
ASID:
:
Address space identifier
Don’t care bit
PPN:
PR:
C:
SH:
VPN:
X:
W:
Physical page number
Protection key field
Cacheable bit
Share status bit
Virtual page number
0 for read, don’t care bit for write
Way (00: Way 0, 01: Way 1, 10: Way 2, 11: Way 3)
V:
SZ:
D:
:
Valid bit
Page-size bit
Dirty bit
Don’t care bit
Address field
Data field
Address field
*
*
*
* *
* *
Figure 3.15 Specifying Address and Data for Memory-Mapped TLB Access
Содержание SH7709S
Страница 2: ...Hitachi SuperH RISC engine SH7709S Hardware Manual ADE 602 250 Rev 1 0 09 21 01 Hitachi Ltd ...
Страница 75: ...56 ...
Страница 107: ...88 ...
Страница 125: ...106 ...
Страница 139: ...120 ...
Страница 203: ...184 ...
Страница 245: ...226 ...
Страница 292: ...273 T1 CKIO A25 to A0 CSn RD WR RD D31 to D0 WEn D31 to D0 BS T2 Read Write Figure 10 6 Basic Timing of Basic Interface ...
Страница 323: ...304 Tp TRr TRrw TRrw CKIO CKE CSn RAS3U RAS3L CASU CASL RD WR Figure 10 28 Synchronous DRAM Auto Refresh Timing ...
Страница 411: ...392 ...
Страница 609: ...590 ...
Страница 635: ...616 ...
Страница 663: ...644 ...
Страница 679: ...660 ...