17
Table 1.3 SH7709S Pin Function (cont)
Number of Pins
FP-208C
FP-208E
BP-240A Pin Name I/O Description
188 D8
MCS[0]
/PTC[0]/PINT[0] O / I/O / I
Mask ROM chip select /
input/output port C / port interrupt
189 C8 DRAK0/PTD[1] O / I/O DMA request acknowledge /
input/output port D
190 B8 DRAK1/PTD[0] O / I/O DMA request acknowledge /
input/output port D
191 A8
DREQ0
/PTD[4] I DMA request / input port D
192 D7
DREQ1
/PTD[6] I DMA request / input port D
193 C7
RESETP
I Power-on reset request
194 B7 CA I Chip activate / hardware standby
request
195 A7 MD3 I Area 0 bus width setting
196 D6 MD4 I Area 0 bus width setting
197 C6 MD5 I Endian setting
198 B6 AVss — Analog power supply (0 V)
199 A6 AN[0]/PTL[0] I A/D converter input / input port L
200 D5 AN[1]/PTL[1] I A/D converter input / input port L
201 C5 AN[2]/PTL[2] I A/D converter input / input port L
202 D4 AN[3]/PTL[3] I A/D converter input / input port L
203 A5 AN[4]/PTL[4] I A/D converter input / input port L
204 C4 AN[5]/PTL[5] I A/D converter input / input port L
205 A4 AVcc — Analog power supply (3.3 V)
206 B5 AN[6]/DA[1]/PTL[6] I A/D converter input / input port L
207 B3 AN[7]/DA[0]/PTL[7] I A/D converter input / input port L
208 B4 AVss — Analog power supply (0 V)
Notes:
*
1 Must be connected to the power supply even when the RTC is not used.
*
2 Must be connected to the power supply even when the on-chip PLL circuits are not
used (except in hardware standby mode).
*
3 Except in hardware standby mode, all of the power supply pins must be connected to
the system power supply. (Supply power constantly.) In hardware standby mode, power
must be supplied at least to V
CC
–RTC and V
SS
–RTC. If power is not being supplied to
any of the power supply pins other than V
CC
–RTC and V
SS
–RTC, hold the CA pin low.
*
4 2.0 V for the 200 MHz model, 1.9 V for the 167 MHz model, 1.8 V for the 133 MHz
model, 1.7 V for the 100 MHz model.
Содержание SH7709S
Страница 2: ...Hitachi SuperH RISC engine SH7709S Hardware Manual ADE 602 250 Rev 1 0 09 21 01 Hitachi Ltd ...
Страница 75: ...56 ...
Страница 107: ...88 ...
Страница 125: ...106 ...
Страница 139: ...120 ...
Страница 203: ...184 ...
Страница 245: ...226 ...
Страница 292: ...273 T1 CKIO A25 to A0 CSn RD WR RD D31 to D0 WEn D31 to D0 BS T2 Read Write Figure 10 6 Basic Timing of Basic Interface ...
Страница 323: ...304 Tp TRr TRrw TRrw CKIO CKE CSn RAS3U RAS3L CASU CASL RD WR Figure 10 28 Synchronous DRAM Auto Refresh Timing ...
Страница 411: ...392 ...
Страница 609: ...590 ...
Страница 635: ...616 ...
Страница 663: ...644 ...
Страница 679: ...660 ...