82
Start
TLB miss
exception
Initial page
write
exception
PR check
PR check
Yes
SH = 0
and (MMUCR.SV = 0
or SR.MD = 0)?
VPNs
and ASIDs
match?
VPNs match?
No
Yes
Yes
Yes
Yes
User or
privileged?
D = 1?
C = 1?
V = 1?
No
No
User mode
Privileged mode
No
No
TLB protection
violation
exception
TLB protection
violation
Cache
access
W
00/01
10
01/11
00/10
11
W
W
W
R
R
R
R
R/W?
R/W?
R/W?
R/W?
TLB invalid
exception
Memory
access
No (noncacheable)
Yes (cacheable)
Figure 3.12 MMU Exception Generation Flowchart
Содержание SH7709S
Страница 2: ...Hitachi SuperH RISC engine SH7709S Hardware Manual ADE 602 250 Rev 1 0 09 21 01 Hitachi Ltd ...
Страница 75: ...56 ...
Страница 107: ...88 ...
Страница 125: ...106 ...
Страница 139: ...120 ...
Страница 203: ...184 ...
Страница 245: ...226 ...
Страница 292: ...273 T1 CKIO A25 to A0 CSn RD WR RD D31 to D0 WEn D31 to D0 BS T2 Read Write Figure 10 6 Basic Timing of Basic Interface ...
Страница 323: ...304 Tp TRr TRrw TRrw CKIO CKE CSn RAS3U RAS3L CASU CASL RD WR Figure 10 28 Synchronous DRAM Auto Refresh Timing ...
Страница 411: ...392 ...
Страница 609: ...590 ...
Страница 635: ...616 ...
Страница 663: ...644 ...
Страница 679: ...660 ...