654
Table 22.3
Pins of this LSI and Boundary Scan Register Bits (cont)
Bit
Pin Name
I/O
Bit
Pin Name
I/O
33
MCS6
/PTC6/PINT6
OUT
15
SCK1/SCPT3
Control
32
MCS5
/PTC5/PINT5
OUT
14
TxD2/SCPT4
Control
31
MCS4
/PTC4/PINT4
OUT
13
SCK2/SCPT5
Control
30
WAKEUP
/PTD3
OUT
12
RTS2/SCPT6
Control
29
RESETOUT
/PTD2
OUT
11
MCS7
/PTC7/PINT7
Control
28
MCS3
/PTC3/PINT3
OUT
10
MCS6
/PTC6/PINT6
Control
27
MCS2
/PTC2/PINT2
OUT
9
MCS5
/PTC5/PINT5
Control
26
MCS1
/PTC1/PINT1
OUT
8
MCS4
/PTC4/PINT4
Control
25
MCS0
/PTC0/PINT0
OUT
7
WAKEUP
/PTD3
Control
24
DRAK0/PTD1
OUT
6
RESETOUT
/PTD2
Control
23
DRAK1/PTD0
OUT
5
MCS3
/PTC3/PINT3
Control
22
STATUS0/PTJ6
Control
4
MCS2
/PTC2/PINT2
Control
21
STATUS1/PTJ7
Control
3
MCS1
/PTC1/PINT1
Control
20
TCLK/PTH7
Control
2
MCS0
/PTC0/PINT0
Control
19
IRQOUT
Control
1
DRAK0/PTD1
Control
18
TxD0/SCPT0
Control
0
DRAK1/PTD0
Control
17
SCK0/SCPT1
Control
to TDO
16
TxD1/SCPT2
Control
Note:
Control is an active-low signal.
When Control is driven low, the corresponding pin is driven by the value of OUT.
Содержание SH7709S
Страница 2: ...Hitachi SuperH RISC engine SH7709S Hardware Manual ADE 602 250 Rev 1 0 09 21 01 Hitachi Ltd ...
Страница 75: ...56 ...
Страница 107: ...88 ...
Страница 125: ...106 ...
Страница 139: ...120 ...
Страница 203: ...184 ...
Страница 245: ...226 ...
Страница 292: ...273 T1 CKIO A25 to A0 CSn RD WR RD D31 to D0 WEn D31 to D0 BS T2 Read Write Figure 10 6 Basic Timing of Basic Interface ...
Страница 323: ...304 Tp TRr TRrw TRrw CKIO CKE CSn RAS3U RAS3L CASU CASL RD WR Figure 10 28 Synchronous DRAM Auto Refresh Timing ...
Страница 411: ...392 ...
Страница 609: ...590 ...
Страница 635: ...616 ...
Страница 663: ...644 ...
Страница 679: ...660 ...