689
CKIO
A25 to A4
A3 to A0
CSn
RD/
WR
RD
D31 to D0
BS
DACKn
WAIT
T
1
T
w
T
w
T
B2
T
B1
T
2
T
Bw
t
AD
t
AD
t
CSD1
t
CSD2
t
RWD
t
RWH
t
RDH1
t
AH
t
AH
t
RWD
t
RSD
t
RSD1
t
AH
t
AD
t
BSD
t
BSD
t
WTS
t
WTH
t
WTS
t
WTH
t
WTS
t
WTH
t
WTS
t
WTH
t
BSD
t
BSD
t
RDS1
t
RDH1
t
RSD
t
DAKD1
t
DAKD2
t
RDH1
t
RWH
t
RSD1
t
RDS
Note: In the write cycle, the basic bus cycle is performed.
Figure 23.21 Burst ROM Bus Cycle (External Wait, WAITSEL = 1)
Содержание SH7709S
Страница 2: ...Hitachi SuperH RISC engine SH7709S Hardware Manual ADE 602 250 Rev 1 0 09 21 01 Hitachi Ltd ...
Страница 75: ...56 ...
Страница 107: ...88 ...
Страница 125: ...106 ...
Страница 139: ...120 ...
Страница 203: ...184 ...
Страница 245: ...226 ...
Страница 292: ...273 T1 CKIO A25 to A0 CSn RD WR RD D31 to D0 WEn D31 to D0 BS T2 Read Write Figure 10 6 Basic Timing of Basic Interface ...
Страница 323: ...304 Tp TRr TRrw TRrw CKIO CKE CSn RAS3U RAS3L CASU CASL RD WR Figure 10 28 Synchronous DRAM Auto Refresh Timing ...
Страница 411: ...392 ...
Страница 609: ...590 ...
Страница 635: ...616 ...
Страница 663: ...644 ...
Страница 679: ...660 ...