208
9.2
Overview of CPG
9.2.1
CPG Block Diagram
A block diagram of the on-chip clock pulse generator is shown in figure 9.1.
CAP1
CKIO
Cycle = Bcyc
CAP2
XTAL
EXTAL
MD2
MD1
MD0
FRQCR
Internal bus
Bus interface
STBCR
PLL circuit 1
(
×
1, 2, 3, 4,
6)
Divider 1
Internal
clock (I
φ
)
Cycle = Icyc
Peripheral
clock (P
φ
)
Cycle = Pcyc
Standby
control
Divider 2
Clock pulse generator
PLL circuit 2
(
×
1, 4)
Crystal
oscillator
CPG control unit
Clock frequency
control circuit
Standby control
circuit
×
1
×
1/2
×
1/3
×
1/4
×
1/6
×
1
×
1/2
×
1/3
×
1/4
×
1/6
Legend
FRQCR: Frequency control register STBCR: Standby control register
Figure 9.1 Block Diagram of Clock Pulse Generator
Содержание SH7709S
Страница 2: ...Hitachi SuperH RISC engine SH7709S Hardware Manual ADE 602 250 Rev 1 0 09 21 01 Hitachi Ltd ...
Страница 75: ...56 ...
Страница 107: ...88 ...
Страница 125: ...106 ...
Страница 139: ...120 ...
Страница 203: ...184 ...
Страница 245: ...226 ...
Страница 292: ...273 T1 CKIO A25 to A0 CSn RD WR RD D31 to D0 WEn D31 to D0 BS T2 Read Write Figure 10 6 Basic Timing of Basic Interface ...
Страница 323: ...304 Tp TRr TRrw TRrw CKIO CKE CSn RAS3U RAS3L CASU CASL RD WR Figure 10 28 Synchronous DRAM Auto Refresh Timing ...
Страница 411: ...392 ...
Страница 609: ...590 ...
Страница 635: ...616 ...
Страница 663: ...644 ...
Страница 679: ...660 ...