i
Contents
Section 1
Overview and Pin Functions
........................................................................
1
1.1
SH7709S Features ..............................................................................................................
1
1.2
Block Diagram....................................................................................................................
6
1.3
Pin Description ...................................................................................................................
7
1.3.1
Pin Assignment .....................................................................................................
7
1.3.2
Pin Function ..........................................................................................................
9
Section 2
CPU
...................................................................................................................... 19
2.1
Register Configuration ....................................................................................................... 19
2.1.1
Privileged Mode and Banks .................................................................................. 19
2.1.2
General Registers .................................................................................................. 22
2.1.3
System Registers ................................................................................................... 23
2.1.4
Control Registers................................................................................................... 23
2.2
Data Formats ...................................................................................................................... 25
2.2.1
Data Format in Registers....................................................................................... 25
2.2.2
Data Format in Memory........................................................................................ 25
2.3
Instruction Features ............................................................................................................ 26
2.3.1
Execution Environment......................................................................................... 26
2.3.2
Addressing Modes ................................................................................................ 28
2.3.3
Instruction Formats ............................................................................................... 32
2.4
Instruction Set .................................................................................................................... 35
2.4.1
Instruction Set Classified by Function .................................................................. 35
2.4.2
Instruction Code Map............................................................................................ 51
2.5
Processor States and Processor Modes............................................................................... 54
2.5.1
Processor States..................................................................................................... 54
2.5.2
Processor Modes ................................................................................................... 55
Section 3
Memory Management Unit (MMU)
.......................................................... 57
3.1
Overview ............................................................................................................................ 57
3.1.1
Features ................................................................................................................. 57
3.1.2
Role of MMU........................................................................................................ 57
3.1.3
SH7709S MMU .................................................................................................... 60
3.1.4
Register Configuration .......................................................................................... 65
3.2
Register Description ........................................................................................................... 65
3.3
TLB Functions.................................................................................................................... 67
3.3.1
Configuration of the TLB...................................................................................... 67
3.3.2
TLB Indexing ........................................................................................................ 69
3.3.3
TLB Address Comparison .................................................................................... 70
3.3.4
Page Management Information ............................................................................. 72
Содержание SH7709S
Страница 2: ...Hitachi SuperH RISC engine SH7709S Hardware Manual ADE 602 250 Rev 1 0 09 21 01 Hitachi Ltd ...
Страница 75: ...56 ...
Страница 107: ...88 ...
Страница 125: ...106 ...
Страница 139: ...120 ...
Страница 203: ...184 ...
Страница 245: ...226 ...
Страница 292: ...273 T1 CKIO A25 to A0 CSn RD WR RD D31 to D0 WEn D31 to D0 BS T2 Read Write Figure 10 6 Basic Timing of Basic Interface ...
Страница 323: ...304 Tp TRr TRrw TRrw CKIO CKE CSn RAS3U RAS3L CASU CASL RD WR Figure 10 28 Synchronous DRAM Auto Refresh Timing ...
Страница 411: ...392 ...
Страница 609: ...590 ...
Страница 635: ...616 ...
Страница 663: ...644 ...
Страница 679: ...660 ...