630
Channel 0 (AN0)
operating
ADST
ADF
Channel 1 (AN1)
operating
Channel 2 (AN2)
operating
Channel 3 (AN3)
operating
ADDRA
ADDRB
ADDRC
ADDRD
Waiting
Waiting
Waiting
Waiting
Set
*
Clear
*
Clear
A/D conversion result 2
Waiting
Waiting
A/D conversion result 3
A/D conversion 1
Waiting
A/D conversion result 1
Transfer
A/D conversion 3
A/D conversion
A/D conversion 2
Note:
*
Vertical arrows (
) indicate instruction execution by software.
Figure 20.4 Example of A/D Converter Operation (Multi Mode,
Channels AN0 to AN2 Selected)
Содержание SH7709S
Страница 2: ...Hitachi SuperH RISC engine SH7709S Hardware Manual ADE 602 250 Rev 1 0 09 21 01 Hitachi Ltd ...
Страница 75: ...56 ...
Страница 107: ...88 ...
Страница 125: ...106 ...
Страница 139: ...120 ...
Страница 203: ...184 ...
Страница 245: ...226 ...
Страница 292: ...273 T1 CKIO A25 to A0 CSn RD WR RD D31 to D0 WEn D31 to D0 BS T2 Read Write Figure 10 6 Basic Timing of Basic Interface ...
Страница 323: ...304 Tp TRr TRrw TRrw CKIO CKE CSn RAS3U RAS3L CASU CASL RD WR Figure 10 28 Synchronous DRAM Auto Refresh Timing ...
Страница 411: ...392 ...
Страница 609: ...590 ...
Страница 635: ...616 ...
Страница 663: ...644 ...
Страница 679: ...660 ...