488
Start of transmission/reception
Read TDRE bit in SCSSR
All data
transmitted/received?
End of transmission/reception
(1)
No
Yes
TDRE = 1?
Write transmit data to SCTDR
and clear TDRE bit in SCSSR to 0
RDRF = 1?
No
Yes
Yes
No
Read ORER bit in SCSSR
Error processing
(2)
ORER = 1?
No
Read RDRF bit in SCSSR
(4)
Yes
(3)
Read receive data from SCRDR
and clear RDRF bit in SCSSR to 0
Clear TE and RE bits
in SCSCR to 0
Notes: 1.
2.
Numbers in parentheses refer to steps in the preceding procedure description.
In switching from transmitting or receiving to simultaneous transmitting
and receiving, clear both TE and RE to 0, then set both TE and RE to 1 simultaneously.
Figure 14.23 Sample Flowchart for Transmitting/Receiving Serial Data
Содержание SH7709S
Страница 2: ...Hitachi SuperH RISC engine SH7709S Hardware Manual ADE 602 250 Rev 1 0 09 21 01 Hitachi Ltd ...
Страница 75: ...56 ...
Страница 107: ...88 ...
Страница 125: ...106 ...
Страница 139: ...120 ...
Страница 203: ...184 ...
Страница 245: ...226 ...
Страница 292: ...273 T1 CKIO A25 to A0 CSn RD WR RD D31 to D0 WEn D31 to D0 BS T2 Read Write Figure 10 6 Basic Timing of Basic Interface ...
Страница 323: ...304 Tp TRr TRrw TRrw CKIO CKE CSn RAS3U RAS3L CASU CASL RD WR Figure 10 28 Synchronous DRAM Auto Refresh Timing ...
Страница 411: ...392 ...
Страница 609: ...590 ...
Страница 635: ...616 ...
Страница 663: ...644 ...
Страница 679: ...660 ...