150
Table 6.8
Interrupt Response Time
Number of States
Item
NMI
IRQ
PINT
Peripheral
Modules
Notes
Time for priority
decision and SR
mask bit comparison
0.5
×
Icyc
+ 0.5
×
Bcyc
0.5
×
Icyc
+ 1
×
Bcyc
0.5
×
Icyc
0.5
×
Icyc
+ 1.5
×
Pcyc
*
6
+ 0.5
×
Pcyc + 4.5
×
Pcyc
*
4
+ 3.5
×
Pcyc 0.5
×
Icyc
+ 3
×
Pcyc
*
7
Wait time until end
of sequence being
executed by CPU
X (
≥
0)
×
Icyc X (
≥
0)
×
Icyc X (
≥
0)
×
Icyc X (
≥
0)
×
Icyc Interrupt exception
handling is kept
waiting until the
executing instruc-
tion ends. If the
number of instruc-
tion execution
states is S
*
1
, the
maximum wait
time is: X = S – 1.
However, if BL is
set to 1 by instru-
ction execution or
by an exception,
interrupt exception
handling is
deferred until
completion of an
instruction that
clears BL to 0. If
the following
instruction masks
interrupt exception
handling, the
handling may be
further deferred.
Time from interrupt
exception handling
(save of SR and PC)
until fetch of first
instruction of
exception handler is
started
5
×
Icyc
5
×
Icyc
5
×
Icyc
5
×
Icyc
Содержание SH7709S
Страница 2: ...Hitachi SuperH RISC engine SH7709S Hardware Manual ADE 602 250 Rev 1 0 09 21 01 Hitachi Ltd ...
Страница 75: ...56 ...
Страница 107: ...88 ...
Страница 125: ...106 ...
Страница 139: ...120 ...
Страница 203: ...184 ...
Страница 245: ...226 ...
Страница 292: ...273 T1 CKIO A25 to A0 CSn RD WR RD D31 to D0 WEn D31 to D0 BS T2 Read Write Figure 10 6 Basic Timing of Basic Interface ...
Страница 323: ...304 Tp TRr TRrw TRrw CKIO CKE CSn RAS3U RAS3L CASU CASL RD WR Figure 10 28 Synchronous DRAM Auto Refresh Timing ...
Страница 411: ...392 ...
Страница 609: ...590 ...
Страница 635: ...616 ...
Страница 663: ...644 ...
Страница 679: ...660 ...