357
(1) In direct address transfer mode, DMA transfer requires two bus cycles because data is read
from the transfer source in a data read cycle and written to the transfer destination in a data
write cycle. At this time, transfer data is temporarily stored in the DMAC. In the transfer
between external memories as shown in figure 11.5, data is read to the DMAC from one
external memory in a data read cycle, and then that data is written to the other external
memory in a write cycle. Figure 11.6 shows an example of the timing at this time.
Data buffer
Address b
u
s
Data b
u
s
Address b
u
s
Data b
u
s
Memory
Transfer source
module
Transfer destination
module
Memory
Transfer source
module
Transfer destination
module
SAR
DAR
Data buffer
SAR
DAR
The SAR value is an address, data is read from the transfer source module,
and the data is temporarily stored in the DMAC.
First bus cycle
Second bus cycle
The DAR value is an address, and the value stored in the data buffer in the
DMAC is written to the transfer destination module.
DMAC
DMAC
Figure 11.5 Operation of Direct Address Mode in Dual Address Mode
Содержание SH7709S
Страница 2: ...Hitachi SuperH RISC engine SH7709S Hardware Manual ADE 602 250 Rev 1 0 09 21 01 Hitachi Ltd ...
Страница 75: ...56 ...
Страница 107: ...88 ...
Страница 125: ...106 ...
Страница 139: ...120 ...
Страница 203: ...184 ...
Страница 245: ...226 ...
Страница 292: ...273 T1 CKIO A25 to A0 CSn RD WR RD D31 to D0 WEn D31 to D0 BS T2 Read Write Figure 10 6 Basic Timing of Basic Interface ...
Страница 323: ...304 Tp TRr TRrw TRrw CKIO CKE CSn RAS3U RAS3L CASU CASL RD WR Figure 10 28 Synchronous DRAM Auto Refresh Timing ...
Страница 411: ...392 ...
Страница 609: ...590 ...
Страница 635: ...616 ...
Страница 663: ...644 ...
Страница 679: ...660 ...