363
CKIO
A25 to A0
D31 to D0
RD
WEn
DACKn
CSn
Transfer
source address
+4
+8
+12
Figure 11.11 Example of DMA Transfer Timing in Single Address Mode
(16-byte Transfer, External Memory Space (Ordinary Memory)
→
External Device with
DACK)
Bus Modes: There are two bus modes: cycle-steal and burst. Select the mode in the TM bits of
CHCR0–CHCR3.
•
Cycle-Steal Mode
In cycle-steal mode, the bus is given to another bus master after a one-transfer-unit (byte,
word, longword, or 16-byte unit) DMAC. When another transfer request occurs, the bus is
obtained from the other bus master and transfer is performed for one transfer unit. When that
transfer ends, the bus is passed to the other bus master. This is repeated until the transfer end
conditions are satisfied.
In the cycle-steal mode, transfer areas are not affected regardless of the transfer request source,
transfer source, and transfer destination settings. Figure 11.12 shows an example of DMA
transfer timing in cycle-steal mode. Transfer conditions shown in the figure are:
Dual address mode
DREQ
level detection
Содержание SH7709S
Страница 2: ...Hitachi SuperH RISC engine SH7709S Hardware Manual ADE 602 250 Rev 1 0 09 21 01 Hitachi Ltd ...
Страница 75: ...56 ...
Страница 107: ...88 ...
Страница 125: ...106 ...
Страница 139: ...120 ...
Страница 203: ...184 ...
Страница 245: ...226 ...
Страница 292: ...273 T1 CKIO A25 to A0 CSn RD WR RD D31 to D0 WEn D31 to D0 BS T2 Read Write Figure 10 6 Basic Timing of Basic Interface ...
Страница 323: ...304 Tp TRr TRrw TRrw CKIO CKE CSn RAS3U RAS3L CASU CASL RD WR Figure 10 28 Synchronous DRAM Auto Refresh Timing ...
Страница 411: ...392 ...
Страница 609: ...590 ...
Страница 635: ...616 ...
Страница 663: ...644 ...
Страница 679: ...660 ...