GigaDevice Semiconductor GD32F10 Series, Руководство пользователя

Страница: 171 / 853

GD32F10x User Manual
171
1: Clear the corresponding OCTLy bit to 0
7.5.7.
Port configuration lock register (GPIOx_LOCK, x=A..G)
Address offset: 0x18
Reset value: 0x0000 0000
This register has to be accessed by word(32-bit).
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
Reserved LKK
rw
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
LK15 LK14 LK13 LK12 LK11 LK10 LK9 LK8 LK7 LK6 LK5 LK4 LK3 LK2 LK1 LK0
rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw
Bits Fields Descriptions
31:17 Reserved Must be kept at reset value.
16 LKK Lock sequence key
It can only be setted using the Lock Key Writing Sequence. And can always be read.
0: GPIO_LOCK register is not locked and the port configuration is not locked.
1: GPIO_LOCK register is locked until an MCU reset.
LOCK key configuration sequence
Write
1→Write 0→Write 1→ Read 0→ Read 1
Note: The value of LK[15:0] must hold during the LOCK Key Writing sequence.
15:0 LKy Port Lock bit y(y=0..15)
These bits are set and cleared by software
0: The corresponding bit port configuration is not locked
1: The
corresponding bit port configuration is locked when LKK bit is “1”
7.5.8.
Event control register (AFIO_EC)
Address offset: 0x00
Reset value: 0x0000 0000
This register has to be accessed by word (32-bit).
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
Reserved
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Reserved EOE PORT[2:0] PIN[3:0]
rw rw rw