UM11029
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2017. All rights reserved.
User manual
Rev. 1.0 — 16 June 2017
150 of 515
NXP Semiconductors
UM11029
Chapter 11: LPC84x I/O configuration (IOCON)
PIO1_20
R/W
0x0D0
I/O configuration for pin PIO1_20
FAIM value dependent
PIO1_21
R/W
0x0D4
I/O configuration for pin PIO1_21
FAIM value dependent
PIO1_11
R/W
0x0D8
I/O configuration for pin PIO1_11
FAIM value dependent
PIO1_10
R/W
0x0DC
I/O configuration for pin PIO1_10
FAIM value dependent
Table 197. Register overview: I/O configuration (base address 0x4004 4000)
Name
Access
Address
offset
Description
Reset value
Reference
Table 198. I/O configuration registers ordered by pin name
Name
Address
offset
True
open-drain
Digital
filter
High-drive
output
Reference
PIO0_0
0x044
no
yes
yes
no
PIO0_1
0x02C
no
yes
yes
no
PIO0_2
0x018
no
no
yes
yes
PIO0_3
0x014
no
no
yes
yes
PIO0_4
0x010
no
yes
yes
no
PIO0_5
0x00C
no
no
yes
no
PIO0_6
0x040
no
yes
yes
no
PIO0_7
0x03C
no
yes
yes
no
PIO0_8
0x038
no
yes
yes
no
PIO0_9
0x034
no
yes
yes
no
PIO0_10
0x020
yes
no
yes
no
PIO0_11
0x01C
yes
no
yes
no
PIO0_12
0x008
no
no
yes
yes
PIO0_13
0x004
no
yes
yes
no
PIO0_14
0x048
no
yes
yes
no
PIO0_15
0x028
no
no
yes
no
PIO0_16
0x024
no
no
yes
yes
PIO0_17
0x000
no
yes
yes
no
PIO0_18
0x078
no
yes
yes
no
PIO0_19
0x074
no
yes
yes
no
PIO0_20
0x070
no
yes
yes
no
PIO0_21
0x06C
no
yes
yes
no
PIO0_22
0x068
no
yes
yes
no
PIO0_23
0x064
no
yes
yes
no
PIO0_24
0x060
no
no
yes
no
PIO0_25
0x05C
no
no
yes
no
PIO0_26
0x058
no
no
yes
no
PIO0_27
0x054
no
no
yes
no
PIO0_28
0x050
no
no
yes
no
PIO0_29
0x0C8
no
yes
yes
no
PIO0_30
0x0CC
no
yes
yes
no
PIO0_31
0x08C
no
no
yes
no
PIO1_0
0x090
no
no
yes
no