Mitsubishi Electric MELSEC iQ-R Series, Programming Manual

Page: 506 / 2110

504
6 BASIC INSTRUCTIONS
6.7 Data Transfer Instructions
• In safety programs executed by the Safety CPU, only the following safety devices and constants can be used.
Processing details
• These instructions batch-transfer the (n) points of 16-bit binary data starting from the device specified by (s) to the device
specified by (d).
• Data can be transferred even when the transfer source device and destination device overlap. A transfer to smaller device
numbers begins from the device specified by (s), and a transfer to larger device numbers begins from the device specified
by (s)+(n)-1.
• When (s) is a word device and (d) is a bit device, the number of digit-specified bits in the word device is transferred.
Ex.
When K1Y30 is specified in (d), the lower 4 bits of the word device specified by (s) are transferred.
• When (s) is a digit-specified bit device and (d) is a word device, the number of digit-specified bits in the word device is
transferred.
Ex.
When K1X20 is specified in (s), the data is transferred to the lower 4 bits of the word device specified by (d).
• When both (s) and (d) are bit devices, set the same number of digits for both devices.
• To use the link direct device, module access device, or CPU buffer memory access device for (s) or (d), specify it only for
one of the devices. Note that the CPU buffer memory access device (U3E0\G  ) of the host CPU module in which index
modification is not specified in the I/O No. specification can be specified by both (s) and (d).
Operation error
Operand Bit Word Constant
SA\X, SA\Y, SA\M, SA\SM, SA\B SA\T, SA\ST, SA\C, SA\D, SA\W, SA\SD K, H
(s)   
(d)   
(n)
  
(1) Ignored.
(2) Filled with 0s.
Error code
(SD0) Description
3420H The link direct device, module access device, or CPU buffer memory access device is specified by both (s) and (d).
However, this is not true when the CPU buffer memory access device (U3E0\G
 ) of the host CPU module in which index modification is
not specified is specified.
∙∙∙ ∙∙∙
(n)
1234H
5678H
7FF0H
6FFFH
1234H
5678H
7FF0H
6FFFH
553FH 553FH
(n)
b15 b0
(s)
(s)+1
(s)+(n)-2
(s)+(n)-1
(s)+2
(d)
(d)+1
(d)+2
(d)+(n)-2
(d)+(n)-1
∙∙∙ b15 b0 ∙∙∙
(s)
(s)+1
(s)+2
D100
D101
D102
b15 ∙∙∙ b2 b3 b4 b0 b1
0 1 1 1
0 0 1 1
1 0 1 1
∙∙∙ ∙∙∙
(n)
(d) (d)+1 (d)+2 ∙∙∙
(n)
1 0 1 1 0 0 1 1 0 1 1 1
∙∙∙ ∙∙∙ ∙∙∙ ∙∙∙ Y37 Y38 Y3B Y30 Y33 Y34
X20 X23
0 1 1 1 1 0 1 1 0 0 1 0 1 1 1 0
(s) (d)
X24 X27 X28 X2B X2A X2F b0 b3
0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 0
(d)+1
0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 0
(d)+2
0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 0
b4 b15
·
(n)
∙∙∙ ∙∙∙ ∙∙∙ ∙∙∙ ∙∙∙ ∙∙∙
(1)
(2)