1118
11100B–ATARM–31-Jul-12
SAM4S Series [Preliminary]
Note:
1. Input Voltage range can be up to VDDIN without destruction or over-consumption.
If VDDIO < V
ADVREF
max input voltage is VDDIO.
42.8
12-Bit DAC Characteristics
Table 42-33. Analog Inputs
Parameter
Min
Typ
Max
Units
Input Voltage Range
0
V
ADVREF
Input Leakage Current
±0.5
µA
Input Capacitance
8
pF
Table 42-34. Analog Power Supply Characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Units
V
VDDIN
Analog
Supply
2.4
3.0
3.6
V
Max. Voltage
Ripple
rms value, 10 kHz to 20 MHz
20
mV
I
VDDIN
Current
Consumption
Sleep Mode (Clock OFF)
Fast Wake Up (Standby Mode, Clock on)
Normal Mode with 1 Output On (IBCTLDACCORE = 01,
IBCTLCHx =10)
Normal Mode with 2 Outputs On (IBCTLDACCORE =01,
IBCTLCHx =10)
2
4.3
5
3
3
5.6
6.5
µA
mA
mA
mA
Table 42-35. Channel Conversion Time and DAC Clock
Symbol
Parameter
Conditions
Min
Typ
Max
Units
F
DAC
Clock Frequency
1
50
MHz
T
CP_DAC
Clock Period
20
ns
F
S
Sampling Frequency
2
MHz
T
START-UP
Startup time
From Sleep Mode to Normal Mode:
- Voltage Reference OFF
- DAC Core OFF
From Fast Wake Up to Normal Mode:
- Voltage Reference ON
- DAC Core OFF
20
2.5
30
3.75
40
5
µs
T
CONV
Conversion Time
25
T
CP_DAC
Summary of Contents for SAM4S Series
Page 44: ...44 11100B ATARM 31 Jul 12 SAM4S Series Preliminary ...
Page 412: ...412 11100B ATARM 31 Jul 12 SAM4S Series Preliminary ...
Page 1105: ...1105 11100B ATARM 31 Jul 12 SAM4S Series Preliminary ...
Page 1143: ...1143 11100B ATARM 31 Jul 12 SAM4S Series Preliminary Figure 43 4 64 lead LQFP Package Drawing ...
Page 1145: ...1145 11100B ATARM 31 Jul 12 SAM4S Series Preliminary Figure 43 5 64 lead QFN Package Drawing ...