1042
11100B–ATARM–31-Jul-12
SAM4S Series [Preliminary]
40.6.8
Differential Inputs
The ADC can be used either as a single ended ADC (DIFF bit equal to 0) or as a fully differential
ADC (DIFF bit equal to 1) as shown in
. By default, after a reset, the ADC is in single
ended mode.
If ANACH is set in ADC_MR the ADC can apply a different mode on each channel. Otherwise
the parameters of CH0 are applied to all channels.
The same inputs are used in single ended or differential mode.
In single ended mode, inputs are managed by a 16:1 channels analog multiplexer. In the fully
differential mode, inputs are managed by an 8:1 channels analog multiplexer. See
and
.
Table 40-4.
Input Pins and Channel Number in Single Ended Mode
Input Pins
Channel Number
AD0
CH0
AD1
CH1
AD2
CH2
AD3
CH3
AD4
CH4
AD5
CH5
AD6
CH6
AD7
CH7
AD8
CH8
AD9
CH9
AD10
CH10
AD11
CH11
AD12
CH12
AD13
CH13
AD14
CH14
AD15
CH15
Table 40-5.
Input Pins and Channel Number In Differential Mode
Input Pins
Channel Number
AD0-AD1
CH0
AD2-AD3
CH2
AD4-AD5
CH4
AD6-AD7
CH6
AD8-AD9
CH8
AD10-AD11
CH10
AD12-AD13
CH12
AD14-AD15
CH14
Summary of Contents for SAM4S Series
Page 44: ...44 11100B ATARM 31 Jul 12 SAM4S Series Preliminary ...
Page 412: ...412 11100B ATARM 31 Jul 12 SAM4S Series Preliminary ...
Page 1105: ...1105 11100B ATARM 31 Jul 12 SAM4S Series Preliminary ...
Page 1143: ...1143 11100B ATARM 31 Jul 12 SAM4S Series Preliminary Figure 43 4 64 lead LQFP Package Drawing ...
Page 1145: ...1145 11100B ATARM 31 Jul 12 SAM4S Series Preliminary Figure 43 5 64 lead QFN Package Drawing ...