Rohde & Schwarz R&S UPP, User Manual

Page: 684 / 938

Remote Control - Fundamentals
R&S
®
UPP
668 User Manual 1411.1055.32 ─ 10
Bit no. Meaning
3 QUEStionable status summary bit
This bit is set if an EVENt bit is set in the QUEStionable status register and the associated
ENABLe bit is set to 1.
A set bit denotes a questionable device status, which can be specified more precisely by query-
ing the QUEStionable status register with
STATus:QUEStionable:CONDition?
or
STATus:QUEStionable[:EVENt]?
.
2 Error queue not empty
The bit is set if the error queue has an entry. This can be fetched by the command
SYSTem:ERRor? . If this bit is enabled by the SRE, each entry of the error queue will generate a
service request. An error can thus be recognized and specified in more precisely by querying the
error queue.
1 XQUEstionable status summary bit
This bit is set if an EVENt bit is set in the XQUEStionable status register and the associated
ENABLe bit is set to 1.
The register can be read by the queries
STATus:XQUEstionable:CONDition?
or
STATus:XQUEstionable[:EVENt]?
.
0 Not used
6.8.4 IST Flag and Parallel Poll Enable (PPE) Register
Similar to the SRQ, the IST flag combines the complete status information in a single
bit. It can be queried by a parallel poll, see
Chapter 6.8.12.3, "Parallel Poll" ,
on page 678.
The parallel poll enable (PPE) register determines which bits of the STB contribute to
the IST flag. The bits of the STB are ANDed with the corresponding bits of the PPE, bit
6 also being used - in contrast to the SRE. The IST flag is the product of ORing all
results. The PPE can be set by the
*PRE
command and read by the
*PRE?
query.
6.8.5 STATus:EVENt Register (ESR)
The ESR is already defined in the IEEE 488.2 standard. It is comparable to the EVENt
part of an SCPI register. The event status register can be read out by the
*ESR?
query.
Reading the ESR deletes its content!
The ESE can be understood as the ENABle part. It can be set by the
*ESE
command
and read out by the
*ESE?
query
Table 6-4: Meaning of bits in event status register
Bit no. Meaning
7 Not used
6 User request
Status Reporting System