Omron CJ1G-CPUxx, Instructions Manual

Page: 767 / 1144

746
Interrupt Control Instructions Section 3-20
CJ1M CPU Unit Built-in Interrupt Inputs
Specifying I/O Interrupt Processing and Mask Processing
Note All interrupt inputs that have been detected will be cleared when the interrupt
mask is cleared.
The relationship between interrupt input numbers and interrupt task numbers
is shown in the following table.
Specifying I/O Interrupt Processing Rising/Falling Edge Designation
The relationship between interrupt input numbers and interrupt task numbers
is shown in the following table.
Note All interrupt inputs that have been detected will be cleared when the rising/fall-
ing edge designation is changed.
Operand Contents
N Specify the interrupt input number.
6: Interrupt input 0
7: Interrupt input 1
8: Interrupt input 2
9: Interrupt input 3
S Interrupt mask.
0000 hex: Interrupt enabled (direct mode)
0001 hex: Interrupt masked (direct mode)
0002 hex: Decrementing counter started and interrupts enabled
(counter mode)
0003 hex: Incrementing counter started and interrupts enabled
(counter mode)
Interrupt input number Interrupt task numbers
Interrupt input 0 140 CIO 296000
Interrupt input 1 141 CIO 296001
Interrupt input 2 142 CIO 296002
Interrupt input 3 143 CIO 296003
Operand Contents
N Specify the interrupt input number.
10: Interrupt input 0
11: Interrupt input 1
12: Interrupt input 2
13: Interrupt input 3
S Specify either the rising or falling edge of the interrupt input sig-
nal.
0000 hex: Rising edge
0001 hex: Falling edge
Interrupt input number Interrupt task numbers
Interrupt input 0 140 CIO 296000
Interrupt input 1 141 CIO 296001
Interrupt input 2 142 CIO 296002
Interrupt input 3 143 CIO 296003