![Omron CJ1G-CPUxx Instructions Manual Download Page 241](http://html1.mh-extra.com/html/omron/cj1g-cpuxx/cj1g-cpuxx_instructions-manual_742491241.webp)
220
Timer and Counter Instructions
Section 3-6
Operand Specifications
Description
When the timer input is ON, TTIM(087)/TTIMX(555) increments the PV. When
the timer input goes OFF, the timer will stop incrementing the PV, but the PV
will retain its value. The PV will resume timing when the timer input goes ON
again. The timer’s Completion Flag will be turned ON when the PV reaches
the SV.
The status of the timer’s PV and Completion Flag will be maintained after the
timer times out. There are three ways to restart the timer: the timer’s PV can
be changed to a non-zero value (by MOV(021), for example), the reset input
can be turned ON, or CNR(545)/CNRX(547) can be executed.
Area
N
S
CIO Area
---
CIO 0000 to CIO 6143
Work Area
---
W000 to W511
Holding Bit Area
---
H000 to H511
Auxiliary Bit Area
---
A000 to A959
Timer Area
0000 to 4095 (decimal)
T0000 to T4095
Counter Area
---
C0000 to C4095
DM Area
---
D00000 to D32767
EM Area without bank
---
E00000 to E32767
EM Area with bank
---
En_00000 to En_32767
(n = 0 to C)
Indirect DM/EM
addresses in binary
---
@ D00000 to @ D32767
@ E00000 to @ E32767
@ En_00000 to
@ En_32767
(n = 0 to C)
Indirect DM/EM
addresses in BCD
---
*D00000 to *D32767
*E00000 to *E32767
*En_00000 to *En_32767
(n = 0 to C)
Constants
---
BCD:
#0000 to 9999 (BCD)
“&” cannot be used.
Binary:
&0 to &65535 (decimal)
#0000 to #FFFF (hex)
Data Registers
---
DR0 to DR15
Index Registers
---
---
Indirect addressing
using Index Registers
,IR0 to ,IR15
–2048 to +2047 ,IR0 to –2048 to +2047 ,IR15
DR0 to DR15, IR0 to IR15
Timer input
Timer PV
SV
Completion
Flag
Reset input
PV maintained.
Timing resumes.
Summary of Contents for CJ1G-CPUxx
Page 3: ...iv N o t i c e ...
Page 5: ...vi ...
Page 21: ...xxii Conformance to EC Directives 6 ...
Page 35: ......
Page 1131: ...1110 CJ series Instruction Execution Times and Number of Steps Section 4 2 ...