![Omron CJ1G-CPUxx Instructions Manual Download Page 285](http://html1.mh-extra.com/html/omron/cj1g-cpuxx/cj1g-cpuxx_instructions-manual_742491285.webp)
264
Comparison Instructions
Section 3-7
Operand Specifications
Description
MCMP(019) compares the contents of the 16 words S
1
through S
1
+15 to the
contents of the 16 words S
2
through S
2
+15, and turns ON the corresponding
bit in word R when the contents are not equal.
The content of S
1
is compared to the content of S
2
, the content of S
1
+1 to the
content of S
2
+1, ..., and the content of S
1
+15 to the content of S
2
+15. Bit n of
R is turned OFF if the content of S
1
+n is equal to the content of S
2
+n; bit n of
R is turned ON if the contents are not equal. If the contents of all 16 pairs of
words are the same, the Equals Flag will turn ON after the instruction has
been executed.
Area
S
1
S
2
R
CIO Area
CIO 0000 to CIO 6128
CIO 0000 to
CIO 6143
Work Area
W000 to W496
W000 to W511
Holding Bit Area
H000 to H496
H000 to H511
Auxiliary Bit Area
A000 to A944
A448 to A959
Timer Area
T0000 to T4080
T0000 to T4095
Counter Area
C0000 to C4080
C0000 to C4095
DM Area
D00000 to D32752
D00000 to
D32767
EM Area without bank
E00000 to E32752
E00000 to
E32767
EM Area with bank
En_00000 to 32752
(n = 0 to C)
En_00000 to
En_32767
(n = 0 to C)
Indirect DM/EM
addresses in binary
@ D00000 to @ D32767
@ E00000 to @ E32767
@ En_00000 to @ En_32767
(n = 0 to C)
Indirect DM/EM
addresses in BCD
*D00000 to *D32767
*E00000 to *E32767
*En_00000 to *En_32767
(n = 0 to C)
Constants
---
Data Registers
---
DR0 to DR15
Index Registers
---
Indirect addressing
using Index Registers
,IR0 to ,IR15
–2048 to +2047 ,IR0 to –2048 to +2047 ,IR15
DR0 to DR15, IR0 to IR15
,IR0+(++) to ,IR15+(++)
,–(– –)IR0 to, –(– –)IR15
Comparison
0: Words are equal.
1: Words aren't equal.
R
Summary of Contents for CJ1G-CPUxx
Page 3: ...iv N o t i c e ...
Page 5: ...vi ...
Page 21: ...xxii Conformance to EC Directives 6 ...
Page 35: ......
Page 1131: ...1110 CJ series Instruction Execution Times and Number of Steps Section 4 2 ...