![Omron CJ1G-CPUxx Instructions Manual Download Page 1084](http://html1.mh-extra.com/html/omron/cj1g-cpuxx/cj1g-cpuxx_instructions-manual_7424911084.webp)
1063
CS-series Instruction Execution Times and Number of Steps
Section 4-1
Note When a double-length operand is used, add 1 to the value shown in the length
column in the following table.
4-1-8
Increment/Decrement Instructions
DOUBLE
ROTATE
RIGHT
RORL
573
2
0.40
0.56
0.50
0.67
---
ROTATE
RIGHT WITH-
OUT CARRY
RRNC
575
2
0.22
0.32
0.29
0.37
---
DOUBLE
ROTATE
RIGHT WITH-
OUT CARRY
RRNL
577
2
0.40
0.56
0.50
0.67
---
ONE DIGIT
SHIFT LEFT
SLD
074
3
5.9
6.1
8.2
8.2
Shifting 1 word
561.1
626.3
760.7
760.7
Shifting 1,000
words
ONE DIGIT
SHIFT RIGHT
SRD
075
3
6.9
7.1
8.7
8.7
Shifting 1 word
760.5
895.5
1.07 ms
1.07 ms
Shifting 1,000
words
SHIFT N-BIT
DATA LEFT
NSFL
578
4
7.5
8.3
10.5
10.5
Shifting 1 bit
40.3
45.4
55.5
55.5
Shifting 1,000
bits
SHIFT N-BIT
DATA RIGHT
NSFR
579
4
7.5
8.3
10.5
10.5
Shifting 1 bit
50.5
55.3
69.3
69.3
Shifting 1,000
bits
SHIFT N-BITS
LEFT
NASL
580
3
0.22
0.32
0.29
0.37
---
DOUBLE
SHIFT N-BITS
LEFT
NSLL
582
3
0.40
0.56
0.50
0.67
---
SHIFT N-BITS
RIGHT
NASR
581
3
0.22
0.32
0.29
0.37
---
DOUBLE
SHIFT N-BITS
RIGHT
NSRL
583
3
0.40
0.56
0.50
0.67
---
Instruction
Mnemonic
Code
Length
(steps)
(See note.)
ON execution time (
µ
s)
Conditions
CPU6
@
H
CPU4
@
H
CPU6
@
CPU4
@
INCREMENT
BINARY
++
590
2
0.22
0.32
0.29
0.37
---
DOUBLE
INCREMENT
BINARY
++L
591
2
0.40
0.56
0.50
0.67
---
DECREMENT
BINARY
– –
592
2
0.22
0.32
0.29
0.37
---
DOUBLE DEC-
REMENT
BINARY
– –L
593
2
0.40
0.56
0.50
0.67
---
INCREMENT
BCD
++B
594
2
6.4
4.5
7.4
7.4
---
DOUBLE
INCREMENT
BCD
++BL
595
2
5.6
4.9
6.1
6.1
---
Instruction
Mnemonic
Code
Length
(steps)
(See note.)
ON execution time (
µ
s)
Conditions
CPU6
@
H
CPU4
@
H
CPU6
@
CPU4
@
Summary of Contents for CJ1G-CPUxx
Page 3: ...iv N o t i c e ...
Page 5: ...vi ...
Page 21: ...xxii Conformance to EC Directives 6 ...
Page 35: ......
Page 1131: ...1110 CJ series Instruction Execution Times and Number of Steps Section 4 2 ...