![Omron CJ1G-CPUxx Instructions Manual Download Page 235](http://html1.mh-extra.com/html/omron/cj1g-cpuxx/cj1g-cpuxx_instructions-manual_742491235.webp)
214
Timer and Counter Instructions
Section 3-6
Flags
Note In CS1 and CJ1 CPU Units, these are turned OFF.
In CS1-H, CJ1-H, CJ1M, and CS1D CPU Units, these Flags are left
unchanged.
Precautions
Timer numbers are shared by the TIM, TIMX(550), TIMH(015), TIMHX(551),
TMHH(540), TMHHX(552), TTIM(087), TTIMX(555), TIMW(813),
TIMWX(816), TMHW(815), and TMHWX(817) instructions. If two timers share
the same timer number, but are not used simultaneously, a duplication error
will be generated when the program is checked, but the timers will operate
normally. Timers which share the same timer number will not operate properly
if they are used simultaneously.
Timers created with timer numbers 2048 to 4095 will not operate properly
when the CPU Unit cycle time exceeds 80 ms. Use timer numbers 0000 to
2047 when the cycle time is longer than 80 ms.
TIMH(015)/TIMHX(551) timers created with timer numbers 0000 to 0255 are
refreshed every 10 ms. Use these timer numbers when the PV is being refer-
enced in the user program.
The present value of timers programmed with timer numbers 0000 to 2047 will
be updated even when the timer is on standby. The present value of timers
programmed with timer numbers 2048 to 4095 will be held when the timer is
on standby.
The operation of the = Flag and N Flag depends on the model of the CPU
Unit. Refer to Flags, above, for details.
The Completion Flags for TIMH(015)/TIMHX(551) timers will be updated
when the instruction is executed. (This operation differs from that for CV-
series and CVM1 PLCs.)
Timers will be reset or paused in the following cases. (When a timer is reset,
its PV is reset to the SV and its Completion Flag is turned OFF.)
Note
1.
If the IOM Hold Bit (A50012) has been turned ON, the status of timer Com-
pletion Flags and PVs will be maintained when the operating mode is
changed.
Name
Label
Operation
Error Flag
ER
ON if N is indirectly addressed through an Index Register
but the address in the Index Register is not the PV
address of a timer.
ON if in BCD mode and S does not contain BCD data.
OFF in all other cases.
Equals Flag
=
OFF or unchanged (See note.)
Negative Flag
N
OFF or unchanged (See note.)
Condition
PV
Completion Flag
Operating mode changed from RUN or
MONITOR mode to PROGRAM mode or
vice versa.
1
0000
OFF
Power supply interrupted and reset
2
0000
OFF
Execution of CNR(545)/CNRX(547), the
RESET TIMER/COUNTER instructions
3
BCD: 9999
Binary: FFFF
OFF
Operation in interlocked program section
(IL(002)–ILC(003))
Reset to SV.
OFF
Operation in jumped program section
(JMP(004)–JME(005))
PV continues
decrementing.
Retains previous status.
Summary of Contents for CJ1G-CPUxx
Page 3: ...iv N o t i c e ...
Page 5: ...vi ...
Page 21: ...xxii Conformance to EC Directives 6 ...
Page 35: ......
Page 1131: ...1110 CJ series Instruction Execution Times and Number of Steps Section 4 2 ...