Omron CJ1G-CPUxx, Instructions Manual

Page: 210 / 1144

189
Sequence Control Instructions Section 3-5
Flags
Note In CS1 and CJ1 CPU Units, the Equals and Negative Flags are turned OFF.
In CS1-H, CJ1-H, CJ1M, and CS1D CPU Units, the Equals and Negative
Flags are left unchanged.
Precautions The cycle time is not shortened when a section of the program is interlocked
because the interlocked instructions are executed internally.
The operation of DIFU(013), DIFD(014), and differentiated instructions is not
dependent solely on the status of the execution condition when they are pro-
grammed between IL(002) and ILC(003). Changes in the execution condition
for DIFU(013), DIFD(014), or a differentiated instruction are not recorded if the
DIFU(013) or DIFD(014) is in an interlocked section and the execution condi-
tion for the IL(002) is OFF.
In general, IL(002) and ILC(003) are used in pairs, although it is possible to
use more than one IL(002) with a single ILC(003) as shown in the following
diagram. If IL(002) and ILC(003) aren’t paired, an error message will appear
when the program check is performed but the program will be executed prop-
erly.
Bits in OUT, OUT NOT, OUTB(534) OFF All outputs retain their previous status.
Status of timer instructions
(except (TTIM(087), TTIMX(555),
MTIM(543), and MTIMX(554)) Reset Operating timers (TIM, TIMX(550),
TIMH(015), TIMHX(551), TMHH(540),
TMHHX(552) only) continue timing
because the PVs are updated even
when the timer instruction isn’t being
executed.
Item Treatment in
IL(002)/ILC(003)
Treatment in
JMP(004)/JME(005)
Name Label Operation
Error Flag ER OFF
Equals Flag = OFF or unchanged (See note.)
Negative Flag N OFF or unchanged (See note.)
Execution
condition
Program section
a b A B
OFF ON Interlocked Interlocked
OFF OFF Interlocked Interlocked
ON OFF Not interlocked Interlocked
ON ON Not interlocked Not interlocked