Appendix B Internal I/O Registers
Rev.3.00 Jul. 19, 2007 page 507 of 532
REJ09B0397-0300
IWPR—Wakeup interrupt request register
H'F9
System control
Bit
Initial value
Read/Write
7
IWPF7
0
R/W
6
IWPF6
0
R/W
5
IWPF5
0
R/W
4
IWPF4
0
R/W
3
IWPF3
0
R/W
0
IWPF0
0
R/W
2
IWPF2
0
R/W
1
IWPF1
0
R/W
Note: Only a write of 0 for flag clearing is possible.
*
*
*
*
*
Wakeup interrupt request flag
0
[Clearing condition]
When IWPFn = 1, it is cleared by writing 0
1
[Setting condition]
When pin
WKP
is set to interrupt input and a falling signal edge is detected
*
*
*
*
n
Note: n = 7 to 0
Summary of Contents for F-ZTAT H8 Series
Page 6: ...Rev 3 00 Jul 19 2007 page iv of xxiv REJ09B0397 0300...
Page 194: ...7 RAM Rev 3 00 Jul 19 2007 page 168 of 532 REJ09B0397 0300...
Page 234: ...8 I O Ports Rev 3 00 Jul 19 2007 page 208 of 532 REJ09B0397 0300...
Page 274: ...9 Timers Rev 3 00 Jul 19 2007 page 248 of 532 REJ09B0397 0300...
Page 352: ...12 A D Converter Rev 3 00 Jul 19 2007 page 326 of 532 REJ09B0397 0300...
Page 561: ......
