3. Exception Handling
Rev.3.00 Jul. 19, 2007 page 80 of 532
REJ09B0397-0300
Bit 7—Timer A Interrupt Request Flag (IRRTA)
Bit 7: IRRTA
Description
0
Clearing condition:
When IRRTA = 1, it is cleared by writing 0
(initial value)
1
Setting condition:
When the timer A counter value overflows (goes from H'FF to H'00)
Bit 6—SCI1 Interrupt Request Flag (IRRS1):
Bit 6 is used in the H8/3857 Group. In the
H8/3854 Group, this bit must always be cleared to 0.
Bit 6: IRRS1
Description
0
Clearing condition:
When IRRS1 = 1, it is cleared by writing 0
(initial value)
1
Setting condition:
When an SCI1 transfer is completed
Bit 5—Reserved Bit:
Bit 5 is reserved; it is always read as 1, and cannot be modified.
Bits 4, 3, 1, and 0—IRQ
4
, IRQ
3
, IRQ
1
, and IRQ
0
Interrupt Request Flags (IRRI4, IRRI3,
IRRI1, IRRI0)
Bit n: IRRIn
Description
0
Clearing condition:
When IRRIn = 1, it is cleared by writing 0 to IRRIn
(initial value)
1
Setting condition:
IRRIn is set when pin
IRQ
n
is set to interrupt input, and the designated signal
edge is detected
Note: n = 4, 3, 1, or 0
Bit 2—IRQ
2
Interrupt Request Flag (IRRI2):
Bit 2 is used in the H8/3857 Group. In the
H8/3854 Group, this bit must always be cleared to 0.
Bit 2: IRRI2
Description
0
Clearing condition:
When IRRI2 = 1, it is cleared by write 0 to IRRI2
(initial value)
1
Setting condition:
IRRI2 is set when pin
IRQ
2
is set to interrupt input, and the designated signal
edge is detected
Summary of Contents for F-ZTAT H8 Series
Page 6: ...Rev 3 00 Jul 19 2007 page iv of xxiv REJ09B0397 0300...
Page 194: ...7 RAM Rev 3 00 Jul 19 2007 page 168 of 532 REJ09B0397 0300...
Page 234: ...8 I O Ports Rev 3 00 Jul 19 2007 page 208 of 532 REJ09B0397 0300...
Page 274: ...9 Timers Rev 3 00 Jul 19 2007 page 248 of 532 REJ09B0397 0300...
Page 352: ...12 A D Converter Rev 3 00 Jul 19 2007 page 326 of 532 REJ09B0397 0300...
Page 561: ......
