10. Serial Communication Interface
Rev.3.00 Jul. 19, 2007 page 301 of 532
REJ09B0397-0300
Transmitting Multiprocessor Data:
Figure 10.21 shows a typical flow chart for multiprocessor
serial data transmission. After SCI3 initialization, follow the procedure below.
Start
Read bit TDRE in SSR
TDRE = 1
?
Set bit MPBT in SSR
Write transmit data to TDR
Continue
transmitting
?
Read bit TEND in SSR
TEND = 1
?
Break output
?
Set PDR = 0 and PCR = 1
Clear bit TE in SCR3 to 0
End
1
2
3
2.
3.
1.
To continue transmitting data, read bit
TDRE to make sure it is set to 1, then
write the next data to TDR.
When data is written to TDR, TDRE
is automatically cleared to 0.
To output a break signal at the end of data
transmission, first set the port values
PCR = 1 and PDR = 0, then clear bit TE
in SCR3 to 0.
Read the serial status register (SSR), and
after confirming that bit TDRE = 1, set bit
MPBT (multiprocessor bit transmit) in SSR
to 0 or 1, then write transmit data in the
transmit data register (TDR).
When data is written to TDR, TDRE is
automatically cleared to 0.
No
Yes
No
No
Yes
No
Yes
Yes
Figure 10.21 Typical Multiprocessor Data Transmission Flow Chart
Summary of Contents for F-ZTAT H8 Series
Page 6: ...Rev 3 00 Jul 19 2007 page iv of xxiv REJ09B0397 0300...
Page 194: ...7 RAM Rev 3 00 Jul 19 2007 page 168 of 532 REJ09B0397 0300...
Page 234: ...8 I O Ports Rev 3 00 Jul 19 2007 page 208 of 532 REJ09B0397 0300...
Page 274: ...9 Timers Rev 3 00 Jul 19 2007 page 248 of 532 REJ09B0397 0300...
Page 352: ...12 A D Converter Rev 3 00 Jul 19 2007 page 326 of 532 REJ09B0397 0300...
Page 561: ......
