3. Exception Handling
Rev.3.00 Jul. 19, 2007 page 79 of 532
REJ09B0397-0300
Bit 2—Timer FL Interrupt Enable (IENTFL):
Bit 2 enables or disables timer FL compare
match and overflow interrupt requests.
Bit 2: IENTFL
Description
0
Disables timer FL interrupts
(initial value)
1
Enables timer FL interrupts
Bit 1—Timer C Interrupt Enable (IENTC):
Bit 1 is used in the H8/3857 Group to enable or
disable timer C overflow or underflow interrupt requests. In the H8/3854 Group, this bit must
always be cleared to 0.
Bit 1: IENTC
Description
0
Disables timer C interrupts
(initial value)
1
Enables timer C interrupts
Bit 0—Timer B Interrupt Enable (IENTB):
Bit 0 enables or disables timer B overflow or
underflow interrupt requests.
Bit 0: IENTB
Description
0
Disables timer B interrupts
(initial value)
1
Enables timer B interrupts
SCI3 interrupt control is covered in 10.4.2, in the description of serial control register 3 (SCR3).
Interrupt request register 1 (IRR1)
Bit
7 6 5 4 3 2 1 0
IRRTA
IRRS1
*
2
⎯
IRRI4
IRRI3
IRRI2
*
2
IRRI1 IRRI0
Initial
value 0 0 1 0 0 0 0 0
Read/Write
R/W
*
1
R/W
*
1
⎯
R/W
*
1
R/W
*
1
R/W
*
1
R/W
*
1
R/W
*
1
Notes: 1. Only a write of 0 for flag clearing is possible.
2. Applies to the H8/3857 Group. In the H8/3854 Group, this bit must always be cleared to
0.
IRR1 is an 8-bit read/write register, in which the corresponding bit is set to 1 when a timer A,
SCI1, or IRQ
4
to IRQ
0
interrupt is requested. The flags are not cleared automatically when an
interrupt is accepted. It is necessary to write 0 to clear each flag.
Summary of Contents for F-ZTAT H8 Series
Page 6: ...Rev 3 00 Jul 19 2007 page iv of xxiv REJ09B0397 0300...
Page 194: ...7 RAM Rev 3 00 Jul 19 2007 page 168 of 532 REJ09B0397 0300...
Page 234: ...8 I O Ports Rev 3 00 Jul 19 2007 page 208 of 532 REJ09B0397 0300...
Page 274: ...9 Timers Rev 3 00 Jul 19 2007 page 248 of 532 REJ09B0397 0300...
Page 352: ...12 A D Converter Rev 3 00 Jul 19 2007 page 326 of 532 REJ09B0397 0300...
Page 561: ......
