13. Dot Matrix LCD Controller (H8/3857 Group)
Rev.3.00 Jul. 19, 2007 page 340 of 532
REJ09B0397-0300
The possible settings are 0 to 31 for 1/32 duty, 0 to 15 for 1/16 duty, and 0 to 7 for 1/8 duty.
Normal operation is not guaranteed if these ranges are exceeded.
13.2.10 Blink End Line Register (LR9)
7
⎯
⎯
⎯
6
⎯
⎯
⎯
5
⎯
⎯
⎯
4
BEL4
0
W
3
BEL3
0
W
0
BEL0
0
W
2
BEL2
0
W
1
BEL1
0
W
Bit
Initial value
Read/Write
LR9 is an 8-bit write-only register that specifies the end line of an area made to blink.
Upon reset, LR9 is initialized to H'00.
Bits 7 to 5—Reserved Bits:
Bits 7 to 5 are reserved; they should always be cleared to 0.
Bits 4 to 0—Blink End Line Setting (BEL4 to BEL0):
Bits 4 to 0 specify the end line of an area
made to blink. Set a value of [blink end line – 1].
The possible settings are 0 to 31 for 1/32 duty, 0 to 15 for 1/16 duty, and 0 to 7 for 1/8 duty.
Normal operation is not guaranteed if these ranges are exceeded.
13.2.11 Contrast Control Register (LRA)
7
⎯
⎯
⎯
6
⎯
⎯
⎯
5
⎯
⎯
⎯
4
⎯
⎯
⎯
3
CCR3
0
W
0
CCR0
0
W
2
CCR2
0
W
1
CCR1
0
W
Bit
Initial value
Read/Write
LRA is an 8-bit write-only register that specifies the contrast control resistance value.
Upon reset, LRA is initialized to H'00.
Bits 7 to 4—Reserved Bits:
Bits 7 to 4 are reserved; they should always be cleared to 0.
Summary of Contents for F-ZTAT H8 Series
Page 6: ...Rev 3 00 Jul 19 2007 page iv of xxiv REJ09B0397 0300...
Page 194: ...7 RAM Rev 3 00 Jul 19 2007 page 168 of 532 REJ09B0397 0300...
Page 234: ...8 I O Ports Rev 3 00 Jul 19 2007 page 208 of 532 REJ09B0397 0300...
Page 274: ...9 Timers Rev 3 00 Jul 19 2007 page 248 of 532 REJ09B0397 0300...
Page 352: ...12 A D Converter Rev 3 00 Jul 19 2007 page 326 of 532 REJ09B0397 0300...
Page 561: ......
