6. ROM
Rev.3.00 Jul. 19, 2007 page 136 of 532
REJ09B0397-0300
Table 6.6
System Clock Oscillation Frequencies for which Automatic Adjustment of
Chip's Bit Rate is Possible
Host Bit Rate
System Clock Oscillation Frequencies (f
osc
) for which Automatic Adjustment
of Chip's Bit Rate is Possible
9600bps
1.2288 MHz, 2.4576 MHz, 4.9152 MHz, 6 MHz to 10 MHz
4800bps
1.2288 MHz, 2.4576 MHz, 4 MHz to 10 MHz
2400bps
1.2288 MHz, 2 MHz to 10 MHz
On-Chip RAM Area Divisions in Boot Mode:
In boot mode, the 1-kbyte area from H'F780 to
H'FB7F is reserved as an area for use by the boot program, as shown in figure 6.10. The area to
which the programming control program is transferred comprises addresses H'FB80 to H'FF7F.
The boot program area becomes available when the programming control program transferred to
RAM switches to the execution state. A stack area should be set up as necessary.
H'F780
H'FB7F
H'FB80
Programming
control program area
H'FF7F
Boot program
area
*
Note:
*
The boot program area cannot be used until the programming control
program transferred to RAM switches to the execution state. Note also
that the boot program remains in this area in RAM even after control
branches to the programming control program.
Figure 6.10 RAM Areas in Boot Mode
Summary of Contents for F-ZTAT H8 Series
Page 6: ...Rev 3 00 Jul 19 2007 page iv of xxiv REJ09B0397 0300...
Page 194: ...7 RAM Rev 3 00 Jul 19 2007 page 168 of 532 REJ09B0397 0300...
Page 234: ...8 I O Ports Rev 3 00 Jul 19 2007 page 208 of 532 REJ09B0397 0300...
Page 274: ...9 Timers Rev 3 00 Jul 19 2007 page 248 of 532 REJ09B0397 0300...
Page 352: ...12 A D Converter Rev 3 00 Jul 19 2007 page 326 of 532 REJ09B0397 0300...
Page 561: ......
