12. A/D Converter
Rev.3.00 Jul. 19, 2007 page 320 of 532
REJ09B0397-0300
12.2.3
A/D Start Register (ADSR)
Bit
7 6 5 4 3 2 1 0
ADSF
⎯
⎯
⎯
⎯
⎯
⎯
⎯
Initial
value 0 1 1 1 1 1 1 1
Read/Write R/W
⎯
⎯
⎯
⎯
⎯
⎯
⎯
The A/D start register (ADSR) is an 8-bit read/write register for starting and stopping A/D
conversion.
A/D conversion is started by writing 1 to the A/D start flag (ADSF) or by input of the designated
edge of the external trigger signal, which also sets ADSF to 1. When conversion is complete, the
converted data is set in the A/D result register (ADRR), and at the same time ADSF is cleared
to 0.
Bit 7—A/D Start Flag (ADSF):
Bit 7 controls and indicates the start and end of A/D conversion.
Bit 7: ADSF
Description
0
Read: Indicates the completion of A/D conversion
(initial value)
Write: Stops A/D conversion
1
Read: Indicates A/D conversion in progress
Write: Starts A/D conversion
Bits 6 to 0—Reserved Bits:
Bits 6 to 0 are reserved; they are always read as 1, and cannot be
modified.
Summary of Contents for F-ZTAT H8 Series
Page 6: ...Rev 3 00 Jul 19 2007 page iv of xxiv REJ09B0397 0300...
Page 194: ...7 RAM Rev 3 00 Jul 19 2007 page 168 of 532 REJ09B0397 0300...
Page 234: ...8 I O Ports Rev 3 00 Jul 19 2007 page 208 of 532 REJ09B0397 0300...
Page 274: ...9 Timers Rev 3 00 Jul 19 2007 page 248 of 532 REJ09B0397 0300...
Page 352: ...12 A D Converter Rev 3 00 Jul 19 2007 page 326 of 532 REJ09B0397 0300...
Page 561: ......
