6. ROM
Rev.3.00 Jul. 19, 2007 page 142 of 532
REJ09B0397-0300
START
End of programming
Set SWE bit in FLMCR1
Wait (x)
μ
s
Store 32-byte programming data in programming
data area and reprogramming data area
n = 1
m = 0
Enable WDT
Set PSU bit in FLMCR2
Wait (y)
μ
s
Set P bit in FLMCR1
Wait (z)
μ
s
Start of programming
Clear P bit in FLMCR1
Wait (
α
)
μ
s
Wait (
β
)
μ
s
No
No
No
No
Yes
Yes
Yes
Wait (
γ
)
μ
s
Wait (
ε
)
μ
s
*
6
*
4
*
3
*
6
*
6
*
6
*
6
*
6
*
6
*
6
*
5
*
2
*
1
*
6
Wait (
η
)
μ
s
Clear PSU bit in FLMCR2
Disable WDT
Set PV bit in FLMCR1
H'FF dummy write to verify address
Read verify data
Reprogramming data computation
*
5
Transfer reprogramming data to reprogramming data area
Clear PV bit in FLMCR1
Clear SWE bit in FLMCR1
m = 1
End of programming
Programming data =
verify data?
32-byte
data verification
completed?
m = 0?
Increment address
Programming failure
Yes
Clear SWE bit in FLMCR1
n
≥
N?
n
←
n + 1
Notes:
Programming Data
0
0
1
1
Verify Data
0
1
0
1
Reprogramming Data
1
0
1
1
Comments
Programmed bits are not reprogrammed
Programming incomplete; reprogram
⎯
Still in erased state; no action
Programming should be performed in the erased state. Do not perform additional programming on addresses that have
already been programmed. (Perform 32-byte programming on memory after all 32 bytes have been erased.)
Data transfer is performed by byte transfer (word transfer is not possible). The lower 8 bits of the first address written
to must be H'00, H'20, H'40, H'60, H'80, H'A0, H'C0, or H'E0. A 32-byte data transfer must be performed even if writing
fewer than 32 bytes; in this case, H'FF data must be written to the extra addresses.
Verify data is read in 16-bit (word) units.
Reprogramming data is determined by the operation shown in the table below (comparison between the data stored
in the programming data area and the verify data). Bits for which the reprogramming data is 0 are programmed in the
next programming loop. Therefore, even bits for which programming has been completed will be subjected to programming
once again if the result of the subsequent verify operation is No.
A 32-byte area for storing programming data and a 32-byte area for storing reprogramming data must be provided
in RAM. The contents of the latter are rewritten in accordance with reprogramming data computation.
The values of x, y, z,
α
,
β
,
γ
,
ε
,
η
, and N are shown in section 15.2.6, Flash Memory Characteristics.
1.
2.
3.
4.
5.
6.
Consecutively write 32-byte data in repro-
gramming data area in RAM to flash memory
RAM
Programming data
storage area
(32 bytes)
Reprogramming
data storage area
(32 bytes)
Note: The memory erased state is "1". Programming is performed on "0" reprogramming data.
Figure 6.12 Program/Program-Verify Flowchart
Summary of Contents for F-ZTAT H8 Series
Page 6: ...Rev 3 00 Jul 19 2007 page iv of xxiv REJ09B0397 0300...
Page 194: ...7 RAM Rev 3 00 Jul 19 2007 page 168 of 532 REJ09B0397 0300...
Page 234: ...8 I O Ports Rev 3 00 Jul 19 2007 page 208 of 532 REJ09B0397 0300...
Page 274: ...9 Timers Rev 3 00 Jul 19 2007 page 248 of 532 REJ09B0397 0300...
Page 352: ...12 A D Converter Rev 3 00 Jul 19 2007 page 326 of 532 REJ09B0397 0300...
Page 561: ......